
COMPUTERS SYSTEMS EQUATIONS CPU Time = Seconds = Instructions x avg. Cycles Program Program instruction Time needed to complete wasks = (k+ N-1) tp, where tp= time per stage using a k-stage Pipeline = (k+ N-1) tp, where tp= time per stage Speed Gain, $S = \underline{T}' =$ (K+N-1)tp. If N -- then. So = Ktp = K · Overall Speed up because of Component = Execution time in old system Execution time in new system. 1- (fraction of work) Fraction of work done by copt - Component Speed op · Disk Utilization = request arrival rate requests per second disk service rate 110 operations per second · Time Request spends = disk utilisation (disk service time) in the queue Sequential EAT = Hit Rate * Access + (1-Hit Rate) *(Access + Access m) Parallel EAT = HitRate Access + (1- MitRate) + Access m Speed Up = Memory Access time (Memory+ Cache) Access EAT, where EAT can be sequential or · Speed Down = EAT novm parallel. EAT with vm BINARY * The complement systems only flip bits for negative numbers. positive numbers remain unchanged. · Range of One's Complement - [(2N-1-1),(2N-1-4)] · Range of Two's Complement - [-(2N-1), (2N-1)] IEE-754 Single Precision 1823 Bias of 127 IEE-754 Double Precision [1[11 Significand has an 52 Bias of 1023 implied bit to the left IEE 754 Single Precision: Min Positive Value = 1.0 x 2-127, max Positive Value = (2-2-23) x 2127 In Single Precision - Exponent of 255 - IF significand = 0 - value = + intinit If significand \$0 - value = NAN usec In Pouble Precision - Exponent of 2047 Maximum error will be half of the smallest significand unit. · In their Compliment, If there is I in the carry white adding, then add it to the a · Mertz -> clock cycles per second (Frequency) IMH2 = 1,000, obd Hz. Processor speeds are measured inthe Bute - unit of Storage IKB = 210 bytes, IMB 220 bytes, 19B = 230 bytes. nain Memory (CRAM) is measured IMMB or GB while disk storage is in GB or T

ASSEMBLY The General Performance Equation: seconds · CPU Time = Seconds = Instructions x any Cycles x Program Program Instruction .: KPU throughput can be improved by (i) Reducing no of instructions in a Program (ii) Reducing no of cycles per instruction and (iii) Reducing no of seconds per cycle. · The following are characteristics of MARIE:-- Binary thois compliment data representation - Stored Program, fixed word length data and instructions > 4k words of word-addressable main memor → 16 bit data words - 16 bit instructions. 4 for the opcode, 12 for the address. → 16-bH arithmetic logic und (ALU) - Seven Registers for control and data movement. The following are MARIE'S 7 REGISTERS:-- Accumulator (AC) [16]: holds conditional or one operand of 2 operand instruction - Memory Address Register (MBR) [16]: holds memory address after retrival from or before placement (in memory -> Memory Buffer Register (MAR) []: holds memory address on operand of an instruction - Program Counter (PC)[12]: holds the address of the next program instruction - Instruction Register (IR) [16]: holds an instruction immediately preceeding its execution → Input Register (IN) [8] - Output Register (OUT) [8] Format of MARIE Instruction * When no operands are Opcode Address required address is o. FUNDAMENTAL MARIE INSTRUCTIONS:_[15-12] [11-0] Bits Instruction No Hex Instruction Bin Meaning 1000 Load X Load contents of Address x into AC 000 D 2 Store X Store the contents of Ac at address x 0043 3 Add X Add contents of x to AC 0100 ч Subt X subject contents of Re address x from AC 0101 S Input 0110 6 output 0111 7 Halt Terminate program 1000 8 Skip next instruction on condition Skipcond 1001 9 Jump X Load the value of xinto PC 1010 Clear ACCO Add value at address at address x to AC 1011 ß Add X 0000 0 Jumps and stores value of PC at address x then Ins X increments PC by 1 1100 JUMP! X Jumps to address at X. LoadX

MAR X MARX X MAR

Short and the ball of the

PC X ACCO



| MEMORY | Registers (Siche Memory |
|---------------------------|--|
| | THE MEMORY HIERARCHY Main Memory (disk) |
| - Registers: S | torage locations available on the processor. |
| - To access | the memory rickarch main memory (disk) thrage locations available on the processor. memory, CPU sends request to cache, if the memory is not in ca |
| Then the CPU | sends it to main memory, then the request goes to disk. |
| once the dat | a is located, the data and a number of its nearby data elemen |
| - Virtual mam | into cache memory. The cory is typically simplemented & using hard drive; it extends the |
| and district con- | |
| - Virtual Mem | ory provides more space, lattle provides of |
| MIT: WHEN A | ata is tound - miss: when it is not tooks |
| - Hit Rate Book | tage of time data is find _miss rate: percentage of time it is no |
| - U.I.L | - mice Denatry: Time years of |
| | |
| (i) <u>Tempora</u> | 1 locality: Recently-accessed and elections |
| (ii) Sontial | locality. Accorded to cluster. |
| | the contract of the processed serveringing. |
| - tag \rightarrow disti | nquishes cache memory block from another. Total bits- lindicates whether cache block is being used. The Block Offset |
| - Valid bit - | indicates whether eache block is being used cache bit |
| - offict field. | The Lacine date in the block |
| 110. | Size is determined by no of cache blocks d determined (by size of the block |
| - CATICHEL: | |
| + EAT (Effective | |
| | EATs = H* Access + (H) * (Access + Access m) |
| Page Table Los | |
| - Extract Pa | ge number from virtual maddress |
| - Extract & | Azet from virtual address |
| - Goto page | e table and to get necessary from e number. |
| - It traine | number exists (page is in use), use corresponding trave number |
| aga The → IC than a | offiet field to yield result physical address. age is not in main memory, are generate a page fault and restar |
| the accese | when the page fault is complete. |
| me access | k-aside boffer (TLB) - Special associative cache that storest |
| Ivanslation Look | 2-asiae botter Citis) - Special |
| mapping at vi | rtual pages to physical pages. |
| TLB Lookup F | mcess: |
| - Extract | page number from virtual address |
| - | the offset from virtual address |
| Cu () | had page no, page frame no) pair is found in TLB, add the office had page no, page frame no) pair is found in TLB, add the office. |
| If the (vivi | my sical trame number and access memory location. |
| To the pri | is a TLB miss, go to page table to get hecessary frame number and add of |
| - IF more | is a TLB miss, go to page table the mimber and add of is in memory, use the corresponding frame number and add of |
| | |
| -> If the ob | are is not in themory, generate a page lauli and lesizion the as |
| han the | page fault is complete. |
| When the | disk is accessed, data is updated - after refreshing there is |
| + When hard | disk is afternoon hit. |
| TLLS hit as | nd Cache hit. |
| | Scanned by CamScanner |

* EAT WI Speed up = Memory Access Time different f (Memorya Cache) Access Time (EAT) peed Down = EATnovm and sequer - Computer memory is organised in a hierarchy, with the smallest, fastest memory at the top and the largest, slowest memory at the bottom. Cache memory gives (speed Master acesss to main memory, while virtual, uses disk storage to give the illusion of having a large main memory - Cache maps blocks of main memory to blocke of cache memory. Virtual maps page frames to virtual memory pages. (with Meache blocks - (H-M - There are 3 general types of cache I IF 2"addresses Tag Block Offset Direct Mapped With fully associative cache and set associative cache, as well as vivi memory replacement policies need to be established. - Replacement policies include LRU, LIFO, LFU. These policies must also take account what to do with dirty blocks. - All virtual memory must deal with Fragmentation - internal for paged mer external for segmented memory.