

# COMPUTER SYSTEMS

## EQUATIONS

- CPU Time =  $\frac{\text{Seconds}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{avg. Cycles}}{\text{instruction}} \times \frac{\text{seconds}}{\text{cycle}}$
- Time needed to complete  $N$  tasks using a  $k$ -stage Pipeline =  $(k + N - 1) t_p$ , where  $t_p$  = time per stage
- Speed Gain,  $S = \frac{T'}{T} = \frac{N k t_p}{(k + N - 1) t_p}$ . If  $N \rightarrow \infty$  then,  $S_{\infty} = \frac{k t_p}{t_p} = k$
- Overall Speed up because of Component =  $\frac{\text{Execution time in old system}}{\text{Execution time in new system}}$   

$$= \frac{1}{1 - \left( \frac{\text{fraction of work done by component}}{\text{Component Speed up}} \right) + \left( \frac{\text{fraction of work done by comp}}{\text{Component Speed up}} \right)}$$
- Disk Utilization =  $\frac{\text{request arrival rate}}{\text{disk service rate}} = \frac{\text{requests per second}}{\text{I/O operations per second}}$
- Time Request spends in the queue =  $\left[ \frac{\text{disk utilisation}}{1 - \text{disk utilisation}} \right] (\text{disk service time})$
- Sequential EAT =  $\text{HitRate} * \text{Access}_c + (1 - \text{HitRate}) * (\text{Access}_c + \text{Access}_m)$
- Parallel EAT =  $\text{HitRate} * \text{Access}_c + (1 - \text{HitRate}) * \text{Access}_m$
- Speed Up =  $\frac{\text{Memory Access time}}{(\text{Memory} + \text{Cache}) \text{ Access EAT}}$ , where EAT can be sequential or parallel.
- Speed Down =  $\frac{\text{EAT}_{\text{no VM}}}{\text{EAT}_{\text{with VM}}}$

## BINARY

\* The complement systems only flip bits for negative numbers, positive numbers remain unchanged.

- Range of One's Complement  $\rightarrow [-(2^{N-1}-1), (2^{N-1}-1)]$
- Range of Two's Complement  $\rightarrow [-(2^{N-1}), (2^{N-1}-1)]$
- IEEE-754 Single Precision 

1	8	23
---	---	----

 Bias of 127
- IEEE-754 Double Precision 

1	11	52
---	----	----

 Bias of 1023
- IEEE 754 Single Precision: Min Positive Value =  $1.0 \times 2^{-127}$ , Max Positive Value =  $(2 - 2^{-23}) \times 2^{127}$
- In Single Precision  $\rightarrow$  Exponent of 255  $\rightarrow$  If significant = 0  $\rightarrow$  value =  $\pm$  infinity  
 $\rightarrow$  If significant  $\neq 0 \rightarrow$  value = NaN used to flag an error
- In Double Precision  $\rightarrow$  Exponent of 2047
- Maximum error will be half of the smallest significant unit.
- In One's Complement, if there is 1 in the carry while adding, then add it to the a

## MEASURES

\* Hertz  $\rightarrow$  clock cycles per second (frequency)  
 $1 \text{ MHz} = 1,000,000 \text{ Hz}$ . Processor speeds are measured in MHz

\* Byte  $\rightarrow$  unit of Storage

1 KB =  $2^{10}$  bytes, 1 MB =  $2^{20}$  bytes, 1 GB =  $2^{30}$  bytes.

Main memory (RAM) is measured in MB or GB while disk storage is in GB or TB

# ASSEMBLY

The General Performance Equation:-

$$\text{CPU Time} = \frac{\text{Seconds}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{avg Cycles}}{\text{Instruction}} \times \frac{\text{seconds}}{\text{Cycle}}$$

∴ CPU throughput can be improved by (i) Reducing no of instructions in a Program (ii) Reducing no of cycles per instruction and (iii) Reducing no of seconds per cycle.


The following are characteristics of MARIE:-

- Binary two's complement data representation
- Stored Program, fixed word length data and instructions
- 4K words of word-addressable main memory.
- 16 bit data words
- 16 bit instructions, 4 for the op code, 12 for the address.
- 16-bit arithmetic logic unit (ALU)
- Seven Registers for control and data movement.

The following are MARIE'S 7 REGISTERS:-

- Accumulator (AC) [16]: holds conditional or one operand of 2 operand instruction
- Memory Address Register (MAR) [16]: holds memory address after retrieval from or before placement in memory.
- Memory Buffer Register (MBR) [16]: holds memory address or operand of an instruction
- Program Counter (PC) [12]: holds the address of the next program instruction to be executed.
- Instruction Register (IR) [16]: holds an instruction immediately preceding its execution.
- Input Register (IN) [8]
- Output Register (OUT) [8]

Format of MARIE Instruction



\* When no operands are required address is 0.

FUNDAMENTAL MARIE INSTRUCTIONS: [15-12] [11-0] Bits

Instruction No		Instruction	Meaning
Bin	Hex		
0001	1	Load x	Load contents of Address x into AC
0002	2	Store x	Store the contents of AC at address x
0003	3	Add x	Add contents of x to AC
0100	4	Subt x	Subtract contents of address x from AC
0101	5	Input	
0110	6	Output	
0111	7	Halt	Terminate program
1000	8	Skip cond	Skip next instruction on condition
1001	9	Jump x	Load the value of x into PC
1010	A	Clear	AC ← 0
1011	B	Addl x	Add value at address at address x to AC
0000	0	Jns x	Jumps and stores value of PC at address x then increments PC by 1
1100	C	Jumpi x	Jumps to address at x.

Load x

MAR ← x  
MBR ← M[MAR]  
AC ← MBR

Store x

MAR ← x  
MBR ← AC  
M[MAR] ← MBR

Add x

MAR ← x  
MBR ← M[MAR]  
AC ← AC + MBR

Subt x

MAR ← x  
MBR ← M[MAR]  
AC ← AC - MBR

Jump x

PC ← x

Clear

AC ← 0

## • Jump X

### • Loadl X

MAR ← X  
MBR ← M[MAR]  
MAR ← MBR  
MBR ← M[MAR]  
AC ← MBR

### • Addl X

MAR ← X  
MBR ← M[MAR]  
MAR ← MBR  
MBR ← M[MAR]  
AC ← AC + MBR

### • Jns X

MAR ← X  
MBR ← PC + 1  
M[MAR] ← MBR  
AC ← X + 1  
PC ← X + 1

### • Jump X


MAR ← X  
MBR ← M[MAR]  
MAR ← MBR  
MBR ← M[MAR]  
PC ← MBR

## ISAs AND PIPELINES

Leftmost bit → MSB, Rightmost bit → LSB

Eg: 12345678

Address	00	01	10	11
Big Endian	12	34	56	78
Little Endian	78	56	34	12



PIPELINING

### • Theoretical Speed-Up offered by pipeline (T)

$$T = (K + N - 1) t_p \quad \left[ \begin{array}{l} \text{where } K = \text{number of stages, } N = \text{number of tasks,} \\ t_p = \text{time per stage.} \end{array} \right]$$

Time taken to complete N tasks using a k-stage pipeline.

$$\text{Speed-Up } (S) = \frac{Nk t_p}{(K + N - 1) t_p}$$

If  $n \rightarrow \infty$  then

$$S_{\infty} = \frac{K t_p}{t_p} = K$$

### • Pipeline Hazards: cause pipeline to stall or be flushed. Reasons:-

(i) Resource conflicts (ii) Data dependancies (iii) Conditional branching

### • Amdahl's Law: System performance depends not only on the performance of each of its components, but also on the fraction of work done by the component $\phi$ .

$$\text{System Speedup } (S_s) = \frac{1}{1 - \phi + (\phi / S_c)} \quad \left[ \begin{array}{l} S_c \rightarrow \text{Component} \\ \text{Speed up} \end{array} \right]$$

## BENCHMARKING

### RISC Machines, CISC Machines

Reduced and Complex Instruction Set Computers.

### → RISC: → Few Simple instructions fixed in length

+ Control units can be hardwired for maximum speed.

+ Instructions take same no of cycles to process → easier to manage and form pipelines.

- More instructions required for complex operations.

### → Few addressing modes

+ Parameter passing through registers → fast sequential execution

- Requires more CPU registers → expensive

### • CISC → Many Complex instructions of variable length

- Control units must use microcode/special circuits to interpret instructions as they are fetched from memory → takes time.

+ Instructions may take multiple cycles to process → harder to manage and form pipelines.

+ Fewer instructions needed for complex operations.

### → Many addressing modes

- Parameter passing through memory → can be bottleneck

+ Fewer registers needed, fewer operands per instruction.

### • Disk Utilisation: is the percentage of time that the disk will be busy servicing I/O requests.

$$t_q = \left( \frac{U_d}{1 - U_d} \right) t_{srv}$$


$t_q$  → time a request spends in queue  
 $t_{srv}$  → service time

$$U_d = \frac{T_{req}}{T_{srv}} \quad \left[ \begin{array}{l} T_{req} \rightarrow \text{Request arrival rate} \\ T_{srv} \rightarrow \text{Disk service Rate} \end{array} \right]$$




# MEMORY

## THE MEMORY HIERARCHY



- Registers: Storage locations available on the processor.
- Access memory: CPU sends request to cache, if the memory is not in cache then the CPU sends it to Main memory, then the request goes to disk.
- Once the data is located, the data and a number of its nearby data elements are fetched into cache memory.
- Virtual memory is typically implemented using hard drive; it extends the address space from RAM to hard drive.
- Virtual Memory provides more space, cache provides speed.
- Hit: when data is found - miss: when it is not found.
- Hit Rate: Percentage of time data is found - miss rate: percentage of time it is not found.
- Hit time: time required to access data - miss penalty: time required to process a miss.
- An entire block of data is copied after a hit → principle of locality:
  - (i) Temporal locality: Recently-accessed data elements tend to be accessed again.
  - (ii) Spatial locality: Accesses tend to cluster.
  - (iii) Sequential Locality: Instructions tend to be accessed sequentially.
- tag → distinguishes cache memory block from another.
- valid bit → indicates whether cache block is being used.
- offset field → points to desired data in the block.



### EAT (Effective Access Time)

$$EAT_p = H * Access_c + (1-H) * Access_m$$

$$EAT_s = H * Access_c + (1-H) * (Access_c + Access_m)$$

### Page Table Look Up Process

\* EAT takes all levels of memory into consideration

- Extract page number from virtual address
- Extract offset from virtual address
- Go to page table and to get necessary frame number.
- If frame number exists (page is in use), use corresponding frame number, add the offset field to yield result physical address.
- If the page is not in main memory, generate a page fault and restart the access when the page fault is complete.

- Translation Look-aside buffer (TLB) → Special associative cache that stores mapping of virtual pages to physical pages.

### TLB Lookup Process :-

- Extract page number from virtual address
- Extract the offset from virtual address
- Search for virtual page number in TLB
- If the (virtual page no, page frame no) pair is found in TLB, add the offset to the physical frame number and access memory location.
- If there is a TLB miss, go to page table to get necessary frame number
- If page is in memory, use the corresponding frame number and add offset field to yield the physical address
- If the page is not in <sup>main</sup> memory, generate a page fault and restart the access when the page fault is complete.

\* When hard disk is accessed, data is updated → after refreshing there is TLB hit and cache hit.

• Speed Up →  $\text{Speed Up} = \frac{\text{Memory Access Time}}{(\text{memory} + \text{Cache}) \text{ Access Time (EAT)}}$  \* EAT will be different for sequential and random access

• Speed Down =  $\frac{\text{EAT}_{\text{no VM}}}{\text{EAT}_{\text{with VM}}}$

- Computer memory is organised in a hierarchy, with the smallest, fastest memory at the top and the largest, slowest memory at the bottom.
- Cache memory gives speedier access to main memory, while virtual uses disk storage to give the illusion of having a large main memory.
- Cache maps blocks of main memory to blocks of cache memory. Virtual maps page frames to virtual memory pages.
- There are 3 general types of cache:
  - for m-way set assoc with N cache blocks → (N-m)

Tag | Block | Offset

Direct Mapped

Tag | Offset

Fully Associative

Tag | Set | Off set

Set Associative

- With fully associative cache and set associative cache, as well as virtual memory replacement policies need to be established.
- Replacement policies include LRU, LIFO, LFU. These policies must also take account what to do with dirty blocks.
- All virtual memory must deal with fragmentation → internal for paged mem external for segmented memory.