## CMPE 200 HW#5

## Computer Engineering Department, San Jose State University

Name: Akshata Deo SJSU ID: 012565761

## **Speculative Computing (25pts + 25pts)**

1.

id	Instru	ction	ISSUE	EXE	WB	COMMIT
I1	mul	\$t1, \$t2, \$t3	1	2-11	12	13
I2	add	\$t4, \$t5, \$t6	2	3	4	14
I3	beq	\$t1, \$0, I7	3	12	-	15
I4	add	\$t4, \$t4, \$t7	4	5	6	
I5	ld	\$t3, 0(\$t8)	5	6-9	10	
I6	mul	\$t4, \$t4, \$t3	6	10-13		
I7	add	\$t4, \$t1, \$t3	14	15	16	17
I8	1d	\$t5, 0(\$t1)	15	16-19	20	21
I9	add	\$t2, \$t4, \$t5	16	20	21	22

2.

id	Instru	ction	ISSUE	EXE	WB	COMMIT
I1	mul	\$t1, \$t2, \$t3	1	2-11	12	13
I2	add	\$t4, \$t5, \$t6	2	3	4	14
I3	st	\$t4, 4(\$t1)	3	12	ı	15
I4	add	\$t4, \$t4, \$t7	4	5	6	16
I5	ld	\$t3, 0(\$t8)	5	13-16	17	18
I6	mul	\$t4, \$t4, \$t3	6	17-26	27	28
I7	add	\$t4, \$t1, \$t3	7	17	18	29
I8	ld	\$t5, 0(\$t1)	8	13-16	19	30
I9	add	\$t2, \$t4, \$t5	9	19	20	31

Number of blocks in a cache =  $2^{26}/2^7 = 2^{19}$ Number of sets =  $2^{19}/2^2 = 2^{17}$ Size of each line's tag in bits = 32 bits address – 17 bits index – 7 bits block offset = 8 bits

(b).

Number of bits in index = 11 bits

Number of bits in block offset = 32 bits address -11 bits index -12 bits tag = 9 bits

Block size =  $2^9 = 512$  bytes

Cache can store = 4 blocks per set \* 2048 sets \* 512 bytes = 4MB

(c).

Number of bits in block offset = 8 bits

Number of bits in index = 32 bits address - 14 bits tag - 8 line offset = 10 bits of index  $\rightarrow$  4-way set associative

4. Miss rate of FIFO: 15/24 = 0.625

Access		а	b	С	d	C	b	а	е	f	f	مە	f	а	е	f	مە	d	C	b	а	e	f	g	а
Priority	0	Α	В	С	D	D	D	D	Ε	F	F	G	G	Α	Α	Α	Α	D	С	В	В	Ε	F	G	Α
Order	1		Α	В	С	С	С	С	D	Ε	Ε	F	F	G	G	G	G	Α	D	С	С	В	Ε	F	G
	2			Α	В	В	В	В	С	D	D	Ε	Е	F	F	F	F	G	Α	D	D	С	В	Ε	F
	3				Α	Α	Α	Α	В	С	С	D	D	Ε	Ε	Ε	Ε	F	G	Α	Α	D	С	В	Ε
Cache		m	m	m	m	h	h	h	m	m	h	m	h	m	h	h	h	m	m	m	h	m	m	m	m
miss																									

Miss rate of LRU: 14/24 = 0.583

Access		а	b	С	d	С	b	а	е	f	f	g	f	а	е	f	g	d	С	b	а	е	f	g	а
Priority	0	Α	В	С	D	С	В	Α	Ε	F	F	G	F	Α	Ε	F	G	D	С	В	Α	Ε	F	G	Α
Order	1		Α	В	С	D	С	В	Α	Е	Ε	F	G	F	Α	Ε	F	G	D	С	В	Α	Ε	F	G
	2			Α	В	В	D	С	В	Α	Α	Е	Ε	G	F	Α	Ε	F	G	D	С	В	Α	Ε	F
	3				Α	Α	Α	D	С	В	В	Α	Α	Ε	G	G	Α	Ε	F	G	D	С	В	Α	Ε
Cache		m	m	m	m	h	h	h	m	m	h	m	h	h	h	h	h	m	m	m	m	m	m	m	h
miss																									

Miss rate of Pseudo-LRU: 14/24 = 0.583

Access		а	b	С	d	С	b	а	е	f	f	g	f	а	е	f	g	d	С	b	а	е	f	g	а
Priority	0	Α	В	С	D	С	В	Α	Ε	F	F	G	F	Α	Е	F	G	D	С	В	Α	Е	F	G	Α
Order	1		Α	В	С	D	Α	В	С	Α	Α	Ε	Α	F	G	Α	Ε	F	G	D	С	В	Α	Ε	F

	2			Α	В	В	С	С	Α	Ε	Ε	F	G	G	Α	Ε	F	G	D	С	В	Α	Ε	F	G
	3				Α	Α	D	D	В	С	С	Α	Ε	Ε	F	G	Α	Ε	F	G	D	С	В	Α	Ε
Cache		m	m	m	m	h	h	h	m	m	h	m	h	h	h	h	h	m	m	m	m	m	m	m	h
miss																									

0 cache: MRU 3 cache: LRU