

# CMPE 200 HW#1

Name: Akshata Deo

SJSU ID: 012565761

1. (a).  $IPC = \text{clock rate} / CPI$

$P1 = 3\text{GHz} / 1.5 = 2 \times 10^9$  instructions per second

$P2 = 4\text{GHz} / 2 = 2 \times 10^9$  instructions per second

$P3 = 5\text{GHz} / 2.5 = 2 \times 10^9$  instructions per second

So, all three processors are same in terms of performance.

- (b). Now we want 2x speedup on all three processors. For P1 CPI increases by 10%.

Therefore-

$$\text{Execution Time}_{\text{new}} / \text{Execution Time}_{\text{old}} = (I * (1.1 * CPI) * \text{Clock cycle time}_{\text{new}}) / (I * CPI * \text{Clock cycle time}_{\text{old}})$$

$\text{Clock cycle time}_{\text{old}}$

$$= (1.1 * \text{Clock rate}_{\text{old}}) / \text{Clock rate}_{\text{new}} = 0.5$$

$$\text{Clock rate}_{\text{new}} = (1.1 / 0.5) * \text{Clock rate}_{\text{old}} = (1.1 / 0.5) * 3\text{GHz}$$

**Clock rate<sub>new</sub> for P1 is 6.6 GHz**

Similarly, for P2-

$$\text{Clock rate}_{\text{new}} = (1.2 / 0.5) * \text{Clock rate}_{\text{old}} = (1.2 / 0.5) * 4\text{GHz}$$

**Clock rate<sub>new</sub> for P2 is 9.6 GHz**

Similarly, for P3-

$$\text{Clock rate}_{\text{new}} = (1.3 / 0.5) * \text{Clock rate}_{\text{old}} = (1.3 / 0.5) * 5\text{GHz}$$

**Clock rate<sub>new</sub> for P3 is 13 GHz**

2. (a).

|                            | Stack based  | Memory to memory           | Register based   |
|----------------------------|--|----------------------------|--|
| <b>Code Implementation</b> | Push D<br>Push A<br>Sub<br>Pop C<br>Push B<br>Push C<br>Add<br>Pop B | SUB C, D, A<br>ADD B, B, C | Load R1, D<br>Load R2, A<br>Sub R3, R1, R2<br>Store R3, C<br>Load R4, B<br>Add R4, R4, R3<br>Store R4, B |
| <b>Code Size</b>           | 40 bytes   | 26 bytes                   | 49 bytes   |
| <b>Memory Access</b>       | 6  | 6                          | 5 (and 11 register access)   |

- (b). We know that code size = # instructions  $\times$  size of each instruction  
Size of each instruction = 1 byte\*operations + 4 bytes\*addresses + 2 bytes\*registers.

Stack based size =  $8 * (1 + 4) = 40$  bytes

Memory to memory based size =  $2 * (1 + 4*3) = 26$  bytes

Register based size =  $7 * (1 + 3*2) = \text{or } 7 * (1 + 2*1 + 4*1) = 49$  bytes

Memory access for stack based is 6.

Memory access for memory to memory based is 6.

Memory access for register based is 5 (and 11 registers access).

(c). Stack has moderate code size and high memory access. Memory to memory based ISA has shortest code size and high memory traffic. Register based ISA has highest code size (since just 1 operation per instruction is getting performed) and low memory access because many operations get performed on registers instead of memory.

- 
3. The critical path of sub instruction is I-Mem $\rightarrow$ Regs Rd $\rightarrow$ MUX $\rightarrow$ ALU $\rightarrow$ MUX $\rightarrow$ Regs Wr =  $40 + 80 + 20 + 100 + 20 + 60 = 320$  ps. Note that the RegDst latency can be overlapped with the two operand calculation (the destination register is only needed when the computation results come out).  
The critical path of lw instruction is I-Mem $\rightarrow$ Regs Rd $\rightarrow$ ALU $\rightarrow$ D-Mem $\rightarrow$ MUX $\rightarrow$ Regs Wr =  $40 + 80 + 100 + 200 + 20 + 60 = 500$  ps. Note that the path through the sign-extend and ALUSrc can be overlapped with register file access.  
Thus, the execution time of lw, 500ps, which is the longest will be set as clock period.
- 

4. (a). Clock latency for single cycle processor: There is no pipelining in this, so the cycle-time has to allow an instruction to go through all the 5 stages each cycle. Therefore:  
**Clock latency for single cycle processor** =  $100\text{ps} + 120\text{ps} + 220\text{ps} + 300\text{ps} + 120\text{ps} = 860\text{ps}$

(c). In single-cycle processor, 860ps (1 clock cycle).

---