

CMPE 200 HW#2

Name: Akshata Deo
SJSU ID: 012565761

1. **(a).** The length of longest stage is 300ps. Therefore, the clock latency in a pipelined processor is **300ps**

- (b).** The total latency in a Beq instruction in a pipelined processor is $(5 \times 300) = 1500\text{ps}$

2. (a).

Type	Dependencies in the code Format: “register id” of “instruction id” -> “dependent instructions id” (i.e. \$t0 of I1 -> I2)
Read-After-Write (RAW)	\$sp of I1 → I2, I1 → I5, I1 → I6 \$a0 of I2 → I3 \$t0 of I3 → I4, I3 → I5
Write-After-Write (WAW)	\$sp of I1 → I6 \$t0 of I3 → I4
Write-After-Read (WAR) Do not consider the dependency within an instruction (ex. Register value is read and the same register is written with a calculation result)	\$sp of I2 → I6, I5 → I6

(b). Read-After-Write (RAW), because we can not read a register until it is updated with latest value. If the value of the register is read before write, hazard happens.

(c). It will take **20 cycles** to execute the following code.

```
addi $sp, $sp, -4
lw   $a0, 0($sp)
slti $t0, $a0, 60
addi $t0, $t0, 1
sw   $t0, 0($sp)
addi $sp, $sp, 4
```

[illegible]

I4					IF	IF													
I5							IF	ID	EXE	MEM	WB								
I6								IF	ID	ID	EXE	MEM	WB						
I7									IF	IF	ID	EXE	MEM	WB					
I8											IF	ID	EXE	MEM	WB				
I9												IF	ID	EXE	MEM	WB			
I10													IF						
I1														IF	ID	EXE	MEM	WB	
I2															IF	ID	ID	EXE	
I3																IF	IF	ID	