

## Unit - 1

## Combinational Circuits

# Combinational Circuits - Karnaugh map (k-map) - Design & Analysis


Procedure - Binary Adder - Decimal  
Adder - Magnitude Comparators -  
Encoders - Decoders - Multiplexers -  
DeMultiplexers

## Combinational Circuits

A combinational circuit consists of input variables, logic gates & output variables

The combinational circuit accepts n-input binary variables & generates output variables depending on the logical combination of gates

(Or) The Present Op is depend only on Present i/p.



Block diagram of a combination circuit.

## K-map (Karnaugh map)

Gate level minimization is the design task of finding an optimal gate-level implementation of the Boolean

functions describing a digital circuit.

→ It is used to minimize the Boolean functions without using law of theorems.

→ The Karnaugh map (K-map) is a diagram made up of Squares. Each Square represents one minterm of the function that is to be minimized.  $2^n \rightarrow$  no. of variables  $\hookrightarrow$  no. of cells

- Group of two cells - Pair
- Group of four cells - quad
- Group of eight cells - Octet

2 variable K-map (contains  $2^2 = 4$  squares)

3-variable K-map (contains 2<sup>3</sup> = 8 squares)

H-Variable K-map (contains  $2^4$  Squares)

5-variable K-map (contains 2<sup>5</sup>=32 squares)

## Rules for grouping

1. Groups may not contain zero.
  2. We can group  $1, 2, 4, 8 cells.$
  3. Each group should be large as possible.
  4. Cells containing 1 must be grouped.
  5. Groups may overlap.
  6. Opposite grouping & corner grouping is allowed.

7. There should be a few groups as possible.

8. Diagonal grouping & odd number of grouping is not allowed.

### Two-variable K-map

In 2-variable K-map, there are 4 squares ( $2^2$ ), one for each minterms.

Here,

→ One Square represents a minterm, giving a term with 2 literals.

→ Two adjacent Square, represents a term with 1 literal.

→ Four adjacent Squares represent a function that is always equal to 1.

### Two-variable K-map

Representation

A \ B	m <sub>0</sub>	m <sub>1</sub>	m <sub>2</sub>	m <sub>3</sub>
A \ B	0	0	1	1
m <sub>0</sub>	0	1	0	1
m <sub>1</sub>	1	0	1	0

### Problems

i) Map the Expression  $\bar{A}B + \bar{A}B + AB$  using K-map & reduce the function

Solution

This Expression can be expressed as Sum of minterms

as follows.

$$\begin{aligned} F &= \bar{A}\bar{B} + \bar{A}B + AB \\ &= 00 + 01 + 10 \end{aligned}$$

$F = \sum m(0, 1, 3) \rightarrow \text{Sum of minterms}$

A \ B	0	1
0	0	1
1	2	3

$F = \bar{A} + B$  Ans

2) Simplify the boolean function  $f = \sum m(1, 3)$  using K-map.

Solution

$$\text{Given: } \sum m(1, 3) \rightarrow \text{Sum of minterms}$$

A \ B	0	1
0	0	1
1	2	3

$F = B$  Ans

3) Using K-map obtain minimal SOP for the given truth table.

A	B	F
0	0	1
0	1	1
1	0	0
1	1	0

Solution

From the truth table, the minterms are identified as,

$$\sum m(0, 1)$$

A \ B	0	1
0	0	1
1	2	3

$F = \bar{A}$  Ans

### Three-variable K-map

In a 3 variable K-map, there are 8 squares ( $2^3$ ), one for each minterm.

Here

→ One Square represents a minterm with three literals

→ Two adjacent Squares represent a term with two literals.

→ Four adjacent Squares represent a term with one literal

→ Eight adjacent Squares

Produce a function that is always equal to 1

### Three-variable K-map Representation

		BC\00	01	11	10
		m <sub>0</sub>	m <sub>1</sub>	m <sub>3</sub>	m <sub>2</sub>
		m <sub>4</sub>	m <sub>5</sub>	m <sub>7</sub>	m <sub>6</sub>
0		0	1	3	2
1		4	5	7	6

		BC\00	01	11	10
		$\bar{A}\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	$B\bar{C}$
		0	1	3	2
$\bar{A}$ 0		$\bar{A}\bar{B}\bar{C}$	$\bar{A}\bar{B}C$	$A\bar{B}C$	$A\bar{B}\bar{C}$
A 1		$A\bar{B}\bar{C}$	$A\bar{B}C$	$ABC$	$AB\bar{C}$

### Problems

① Simplify  $f = \bar{A}\bar{B}C + A\bar{B}C + \bar{A}B\bar{C} + AB\bar{C} + ABC$  using K-map

Solution

$$f = \bar{A}\bar{B}C + A\bar{B}C + \bar{A}B\bar{C} + AB\bar{C} + ABC \\ = 001 + 101 + 010 + 110 + 111$$

$$= \sum m(1, 5, 2, 6, 7)$$

Re-arrange

$$\sum m(1, 2, 5, 6, 7) \rightarrow \sum m(1, 2, 5, 6, 7)$$

		BC\00	01	11	10
		0	1	3	2
$\bar{A}$ 0		0	1	3	2
A 1		4	5	7	6

$$\text{Simplified } f = \bar{B}C + B\bar{C} + AC$$

② Simplify the Boolean function  $F(x,y,z) = \sum(2,3,4,5)$  using K-map

Solution

Given the minterms  $\sum(2,3,4,5)$

		$y\bar{z}\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	$yz$
		0	1	3	2
$\bar{x}$ 0		0	1	1	0
x 1		1	4	5	7

$$f = x\bar{y} + \bar{x}y$$

③ Simplify the Boolean function  $F(x,y,z) = \sum(1,2,3,5,7)$

$$F(x,y,z) = f = \bar{A}C + \bar{A}B + A\bar{B}C + BC$$

i) Express  $f$  as sum of minterms

ii) Find minimal SOP Expression

Solution

i) Sum of minterms of  $f$

$$= \bar{A}C + \bar{A}B + A\bar{B}C + BC$$

$$= \bar{A}C(B+\bar{B}) + \bar{A}B(C+\bar{C}) + A\bar{B}C$$

$$+ BC(A+\bar{A})$$

$$= \bar{A}BC + \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}\bar{B}\bar{C} + A\bar{B}C$$

$$+ ABC + \bar{A}BC$$

$$= \bar{A}BC + \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}\bar{B}\bar{C} + A\bar{B}C + ABC$$

$$= 011 + 001 + 010 + 101 + 111$$

$$= m_3 + m_1 + m_2 + m_5 + m_7$$

$f = \sum(1, 2, 3, 5, 7) \Rightarrow \text{Sum of minterms.}$

## ii) Finding Minimal SOP Expression

\* Using 3-variable K-map The minterms are represented as '1'.

		Bc	$\bar{B}c$	Bc	$\bar{B}c$
		00	01	11	10
		A			
A	0	0	1	1	1
A	1	1	1	1	0

$$G_1(1, 3, 5, 7) = C, G_2(2, 6) = \bar{A}\bar{B}$$

$$\text{Minimal SOP} = C + \bar{A}\bar{B}$$

## Four-Variable K-map.

In a four-variable K-map, there are 16 squares ( $2^4$ ), one for each minterms.

Here,

→ One Square represents one minterm giving a term with four literals

→ Two adjacent Squares represent a term with three literals

→ Four adjacent Squares represent a term with two literals

→ Eight adjacent Squares represent a term with one literal.

→ Sixteen adjacent Squares, represent a function that is always 1

## Four Variable K-map Representation

$m_0$	$m_1$	$m_3$	$m_2$
$m_4$	$m_5$	$m_7$	$m_6$
$m_{12}$	$m_{13}$	$m_{15}$	$m_{14}$
$m_8$	$m_9$	$m_{11}$	$m_{10}$

	$C\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$
$AB$	00	01	11	10
$\bar{A}\bar{B}$	00	0	1	3
01	4	5	6	7
AB	12	13	15	14
$\bar{A}B$	8	9	11	10

## Problems

① Simplify the Boolean function

$$F(w, x, y, z) = \sum \{0, 1, 2, 4, 5, 6, 8, 9, 12, 13\}$$

Solution

using K-map

Since the function has four variables, a four-variable map must be used. The minterms listed in the sum are marked by 1's in the map

$wx$	$y\bar{z}\bar{x}$	$\bar{y}z$	$yz$	$y\bar{z}$
$w\bar{x}$	00	01	11	10
$\bar{w}x$	01	1	1	1
$w\bar{x}$	10	12	13	15
$w\bar{x}$	10	18	19	11

$$\begin{cases} \text{Group 1 } \{0, 1, 4, 5, 12, 13, 8, 9\} = \bar{y} \\ \text{Group 2 } \{0, 4, 2, 6\} = \bar{w}\bar{z} \\ \text{Group 3 } \{4, 12, 6, 14\} = x\bar{z} \end{cases}$$

∴ Simplified function

$$F = \bar{y} + \bar{w}\bar{z} + x\bar{z}$$

② Simplify the function

$$F = \bar{A}\bar{B}\bar{C} + \bar{B}c\bar{D} + \bar{A}Bc\bar{D} + A\bar{B}\bar{C}$$

using K-map

Solution

The given function F should

be expressed as Sum of min- terms.

$$\begin{aligned}
 F &= \bar{A}\bar{B}\bar{C} + \bar{B}C\bar{D} + \bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C} \\
 &= \bar{A}\bar{B}\bar{C}(D+\bar{D}) + \bar{B}C\bar{D}(A+A) + \bar{A}B\bar{C}\bar{D} \\
 &\quad + A\bar{B}\bar{C}(D+\bar{D}) \\
 &= \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D} + \bar{A}\bar{B}C\bar{D} \\
 &\quad + \bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C}D + A\bar{B}\bar{C}\bar{D}, \\
 &= 0001 + 0000 + 1010 + 0010 \\
 &\quad + 0110 + 1001 + 1000
 \end{aligned}$$

$$= m_1 + m_0 + m_{10} + m_2 + m_6 + m_7 + m_8$$

$$F = \sum (0, 1, 2, 6, 8, 9, 10)$$

The minterm listed in the sum are marked by 1's in the map.

	CD	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
AB	00	00	01	11	10
$\bar{A}\bar{B}$	00	1	1	3	1
$\bar{A}B$	01		4	5	7
$A\bar{B}$	11		12	13	15
$AB$	10	1	8	9	11

$$\begin{aligned}
 \text{Group 1 } (0, 1, 8, 9) &= \bar{B}\bar{C} \\
 \text{Group 2 } (2, 6) &= \bar{A}C\bar{D} \\
 \text{Group 3 } (0, 2, 8, 10) &= \bar{B}\bar{D}
 \end{aligned}$$

∴ Simplified function

$$F = \bar{B}\bar{C} + \bar{A}C\bar{D} + \bar{B}\bar{D}$$

③ Plot the logical Expression  $ABC\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}C + AB$  on a 4-variable map & reduce it.

Solution

Find the Sum of minterms

For the logical expression

$$\begin{aligned}
 Y &= ABCD + A\bar{B}\bar{C}\bar{D} + A\bar{B}C + AB \\
 &= ABCD + A\bar{B}\bar{C}\bar{D} + A\bar{B}C(D+\bar{D}) \\
 &\quad + AB(C+\bar{C})(D+\bar{D}) \\
 &= ABCD + A\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D} + A\bar{B}C\bar{D} \\
 &\quad + ABCD + ABC\bar{D} + AB\bar{C}D + AB\bar{C}\bar{D} \\
 &= ABCD + A\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D} + A\bar{B}C\bar{D} \\
 &\quad + ABCD + ABC\bar{D} + AB\bar{C}D + AB\bar{C}\bar{D} \\
 &= ABCD + A\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D} + A\bar{B}C\bar{D} \\
 &\quad + ABCD + ABC\bar{D} + AB\bar{C}D + AB\bar{C}\bar{D} \\
 &= 1111 + 1001 + 1011 + 1010 \\
 &\quad + 1110 + 1101 + 1100 \\
 &= m_{15} + m_8 + m_{11} + m_{10} + m_4 + \\
 &\quad m_{13} + m_{12}.
 \end{aligned}$$

$$\text{Sum of minterms} = \sum (8, 10, 11, 12, 13, 14, 15)$$

	CD	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
AB	00	00	01	11	10
$\bar{A}\bar{B}$	00		0	1	3
$\bar{A}B$	01		4	5	7
$A\bar{B}$	11	1	12	13	15
$AB$	10	1	8	9	11

$$\begin{aligned}
 \text{Group 1 } (12, 13, 14, 15) &= AB \\
 \text{Group 2 } (10, 11, 14, 15) &= AC \\
 \text{Group 3 } (8, 10, 12, 14) &= \bar{A}\bar{D} \\
 \therefore \text{The reduced expression} \\
 &= AB + AC + A\bar{D}
 \end{aligned}$$

### Five-Variable K-map

→ Five-Variable K-map contains 32 squares, each square contain one term.

→ A five variable K-map consists of '2' four-variable maps with variables A, B, C, D, E.

→ The left hand 4-variable map represents the 16 squares containing minterms 0 to 15, in which  $A=0$ .

→ The right-hand 4-variable map represents the 16 squares containing minterms 16 to 31, in which  $A=1$ .

→ Each square in the  $A=0$  map is adjacent to the corresponding square in the  $A=1$  map.

### Five Variable map

→ One square represents a minterm, giving a term with 5 literals.

→ Two adjacent squares represent a term with 4 literals.

→ Four adjacent squares represent a term with 3 literals.

→ Eight adjacent represent a term with 2 literals.

→ Sixteen adjacent Squares represent a term with 1 literal.

→ 32 adjacent Squares represent a term which is always 1.

$\bar{D}\bar{E}$	$\bar{D}E$	$D\bar{E}$	$DE$	
$\bar{B}\bar{C}$	0	1	3	2
$\bar{B}C$	4	5	7	6
$B\bar{C}$	12	13	15	14
$B\bar{C}$	8	9	11	10

$$A = 0$$

$\bar{D}\bar{E}$	$\bar{D}E$	$D\bar{E}$	$DE$	
$\bar{B}\bar{C}$	16	17	19	18
$\bar{B}C$	20	21	23	22
$B\bar{C}$	28	29	31	30
$B\bar{C}$	24	25	27	26

$$A = 1$$

① Simplify the Boolean function  $F(A, B, C, D, E) = \sum(0, 1, 2, 4, 5, 7, 11, 13, 15, 16, 17, 19, 21, 23, 25, 29, 31)$

Solution  ~~$4, 16, 17, 19, 21, 23, 25, 29, 31$~~

$$A = 0$$

$\bar{B}\bar{E}$	$\bar{D}\bar{E}$	$\bar{D}E$	$D\bar{E}$	$DE$	$D\bar{E}$
$\bar{B}E$	1	0	1	3	12
$B\bar{E}$	14	5	7	16	1
$B\bar{E}$	12	13	15	14	11
$B\bar{E}$	8	9	11	10	1

$$A = 0$$

	DĒF	DF	DE	BF		
Bc	00	01	11	10		
B̄c	00	16	17	19	18	
01	20	1	21	1	23	22
11	28	1	29	1	31	30
B̄E	10	24	1	25	27	26

Group 1 (21, 23, 29, 31) = ACE  
 Group 2 (9, 13, 25, 29) = B̄D̄F  
 Group 3 (0, 2, 4, 6) = ĀB̄Ē

Simplified Function -

$$f = ACE + B̄D̄F + ĀB̄Ē$$

Prime Implicants

→ A Prime Implicant is a Product term that can be obtained from the map by combining all possible maximum no. of adjacent squares.

→ The Prime implicant is called as essential Prime implicant if it is the "only Prime implicant" that covers the minterm.

Problems based on SOP & POS

POS


1. SOP (Sum of Product)
2. POS (Product of Sum)

SOP (2-variable)

① Using K-map obtain the minimal SOP for Em(0,1,2,3)

Solution Given SOP Em(0,1,2,3)

The given minterms are represented as '1' in the K-map



$$\text{minimal SOP} = 1$$

These minterms can be represented as

$$\bar{A}\bar{B} + \bar{A}B + A\bar{B} + AB$$

$$= \bar{A}(\bar{B}+B) + A(\bar{B}+B)$$

$$\Rightarrow \bar{A} + A = 1$$


POS (2-variable)

① Using K-map obtain the minimal POS for  $\overline{\text{Em}}(0,1,2,3)$

Solution [Product of maxterms  $\overline{\text{Em}}$ ] x

Given POS  $\overline{\text{Em}}(0,1,2,3)$ .

The given maxterms are represented as '0' in the K-map.



$$\text{minimal POS} = 1$$

These maxterms can be represented as

$$AB + A\bar{B} + \bar{A}B + \bar{A}\bar{B}$$

$$= A(B+\bar{B}) + \bar{A}(B+\bar{B}) \Rightarrow A + \bar{A} = 1$$

### 3-variable (SOP & POS)

① Obtain a) minimal SOP

b) minimal POS for  $F = \sum m(1, 2, 5, 6)$

using K-map

Solution

a) finding minimal SOP:

		$\bar{B}\bar{C}$	$B\bar{C}$	$Bc$	$B\bar{c}$	
		00	01	11	10	
		A 0	0	1	3	2
		A 1	4	5	7	6
						$A=1$
						$A=0$

$$[G_1(1, 5) = \bar{B}c, G_2(2, 6) = B\bar{c}]$$

$$\text{minimal SOP} = \bar{B}c + B\bar{c}$$

b) finding minimal POS

$$\text{Given minterms} = \sum m(1, 2, 5, 6)$$

The maxterms are identified

$$\text{as } \overline{m}(0, 3, 4, 7)$$

		$\bar{C}\bar{D}\bar{B}$	$\bar{C}D\bar{B}$	$C\bar{D}\bar{B}$	$C\bar{D}B$	
		00	01	11	10	
		A 0	0	1	3	2
		A 1	0	5	7	6
						$\bar{A}=0$
						$\bar{A}=1$

$$G_1(0, 4) = B + C, G_2(3, 7) = \bar{B} + \bar{C}$$

$$y = (B + C)(\bar{B} + \bar{C})$$

4-variable (SOP & POS).

① SOP minimize the following

Boolean expression using

$$K\text{-map } y(A, B, C, D) = AB\bar{C} + BCD + B\bar{C}D$$

BCD

Solution

The given boolean expression should be written

as Sum of minterms

$$y = AB\bar{C} + BCD + B\bar{C}D$$

$$= AB\bar{C}(D + \bar{D}) + BCD(A + \bar{A}) \\ + B\bar{C}D(A + \bar{A})$$

$$= AB\bar{C}D + AB\bar{C}\bar{D} + ABCD + \bar{A}BCD$$

$$+ A\bar{B}c\bar{D} + \bar{A}Bc\bar{D}$$

$$= 1101 + 1100 + 1111 + 10111 + \\ 1110 + 0110$$

$$= m_{13} + m_{12} + m_{15} + m_7 + m_{14} + m_6$$

$$y = \sum (6, 7, 12, 13, 14, 15)$$

Now, these minterms are represented as 1's on the K-map.

		$\bar{C}\bar{D}\bar{B}$	$\bar{C}D\bar{B}$	$C\bar{D}\bar{B}$	$C\bar{D}B$	
		00	01	11	10	
		$A\bar{B}$	0	1	3	2
		$\bar{A}B$	4	5	7	6
		$A\bar{B}$	12	13	15	14
		$AB$	8	9	11	10

$$[\text{Group 1 } (6, 7, 14, 15) = BC]$$

$$[\text{Group 2 } (12, 13, 14, 15) = AB]$$

Simplified Function  $y = AB + BC$

Pos

② Reduce the following expression using K-map technique.

$$y = \overline{\sum m(0, 2, 8, 9, 12, 13, 15)}$$

Solution

Given the maxterms. The maxterms are represented as '0' on the K-map.

	AB	CD	$\bar{A}+D$	$C+\bar{B}$	$\bar{C}+\bar{D}$	$\bar{C}+D$
		00	0	1	3	0
A+B	00	01	0	1	3	0
A+B	01	10	4	5	7	6
$\bar{A}+B$	11	10	0	12	13	0
$\bar{A}+B$	10	01	0	12	13	0
$\bar{A}+B$	10	11	0	8	9	11
						10

Group 1 (8, 9, 12, 13) =  $\bar{A}+C$

Group 2 (13, 15) =  $\bar{A}+\bar{B}+\bar{D}$

Group 3 (0, 2) =  $A+B+D$

∴ The Simplified function

$$y = (\bar{A}+C) \cdot (\bar{A}+\bar{B}+\bar{D}) \cdot (A+B+D)$$

Analysis & Design Procedure for Combinational Circuit.

- \* Observe the Problem definition
- \* Determine the required input & output variables.
- \* Assign letters or symbols to the input variables.
- \* Make truth table that defines required relationship
- \* Determine the Simplified Boolean Expression using K-map
- \* Draw logic diagram

Example (problem)

- ① Design a combinational circuit with two inputs which produce output as logic 1 when any one input is one.


Input A B

Output y

Truth table:


A	B	y
0	0	1
0	1	0
1	0	0
1	1	0

K-map



$$F = \bar{A}\bar{B}$$

Logic Diagram



Problem 2

- ① A majority gate is a digital circuit whose o/p is equal to 1 if the majority of i/p's are 1's. Otherwise the o/p will be 0. Using a by a 3-input majority gate. Simplify the function & implement with gates.

Solution:

Input A B C

Output y

A	B	C	y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


Truth table

K-map Simplification


A	$\bar{B}C$		$\bar{B}\bar{C}$		$\bar{B}C$		$\bar{B}\bar{C}$	
	00	01	11	10	00	01	11	10
0				1				
1		1	1	1	1	1	1	1

$$Y = \bar{B}C + AB + AC$$

Implementation after Simplification



Implementation with 3-input gate



Design of Adder  
 Binary adder  
 → Half adder  
 → Parallel carry adder.  
 Digital Computers Perform

Various arithmetic operations.

The most basic operation is the addition of two binary digits. The four possible elementary operations are,

$$0+0=0 \quad 1+0=1$$

$$0+1=1 \quad 1+1=10_2$$


The higher significant bit of this result is called a carry. The logic circuit which performs this operation is called half-adder. The circuit which performs addition of three bits (2 significant bit of a previous carry) is a full adder.

The half adder operation needs two binary inputs augend & addend bits & two binary outputs: Sum & carry.

Truth table

Inputs		Outputs	
A	B	Carry	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

## Block Schematic of half adder




K-map Simplification for carry & sum

For Carry		For Sum	
A \ B	B	A \ B	B
0	0	0	0
1	0	1	1

$$\text{Carry} = AB$$

$$\begin{aligned} \text{Sum} &= \bar{A}B + A\bar{B} \\ &= A \oplus B \end{aligned}$$

## Logic Diagram



## Limitations

→ In multidigit addition we have to add two bits along with the carry of previous digit addition.

→ Effectively such addition requires addition of 3 bits.

→ This is not possible with half-adder.

→ Hence half adders are not used in practice.

## Full adder


→ A full adder is a combinational circuit that forms the arithmetic sum of three i/p bits.

→ It consists of three i/p's & two o/p's.

→ Two of the i/p variables, denoted by A & B, represent the two significant bits to be added.

→ The third i/p cin, represents the carry from the previous least significant position.

## Block Schematic of full adder



## Truth table for full adder

Input			Output	
A	B	Cin	Sum	Carry
0	0	0	0	0 → 0
0	0	1	1	0 → 1
0	1	0	1	0 → 2
0	1	1	0	1 → 3
1	0	0	1	0 → 4
1	0	1	0	1 → 5
1	1	0	0	1 → 6
1	1	1	1	1 → 7

-For Carry

$n$	$\bar{B} \bar{Cin}$	$\bar{B} Cin$	$B Cin$	$B \bar{Cin}$
0	00	01	11	10
1	0	0	(1)	(1)



$$Cout = AB + AC_{int} + BC_{in}$$

-For Sum

$n$	$\bar{B} \bar{Cin}$	$\bar{B} Cin$	$B Cin$	$B \bar{Cin}$
0	00	01	11	10
1	0	(1)	0	(1)

$$\begin{aligned} \text{Sum} &= \bar{A} \bar{B} \bar{Cin} + \bar{A} \bar{B} Cin + A \bar{B} \bar{Cin} \\ &\quad + A \bar{B} Cin \text{ (or) } S = A \oplus B \oplus Cin \end{aligned}$$

Logic Diagram



$$\text{Sum} = \bar{A} \bar{B} \bar{Cin} + \bar{A} \bar{B} Cin + A \bar{B} \bar{Cin}$$



$$+ A \bar{B} Cin$$

$$= \text{Cin}(\bar{A} \bar{B} + AB) + \text{Cin}(\bar{A} B + A \bar{B})$$

$$= \bar{A} (\bar{B} \bar{Cin} + B \bar{Cin}) + A (\bar{B} \bar{Cin} + B \bar{Cin})$$

$$= \bar{A} (y \oplus z) + A (y \oplus z)$$

$$S = A \oplus B \oplus \text{Cin}$$



Full adder using two half adders

→ A full adder can also be implemented with two half adders and one R-gate

→ The Sum output from the second half adder is the exclusive-OR of cin & the output of first half-adder giving

$$C_{out} = AB + A_{cin} + B_{cin}$$

$$= AB + A_{cin}(B + \bar{B}) + B_{cin}(A + \bar{A})$$

$$= AB + ABC_{cin} + A\bar{B}C_{cin} + A\bar{B}C_{cin} + \bar{A}BC_{cin}$$

$$= AB + ABC_{cin} + A\bar{B}C_{cin} + \bar{A}BC_{cin}$$

$$= AB(1 + C_{cin}) + A\bar{B}C_{cin} + \bar{A}BC_{cin}$$

$$= AB + A\bar{B}C_{cin} + \bar{A}BC_{cin} \quad \text{Formula}$$

$$= AB + C_{in}(\bar{A}\bar{B} + \bar{A}B) \quad [A\bar{B} + \bar{A}B = A \oplus B]$$

$$= AB + C_{in}(A \oplus B)$$

[Important]

Binary adder

→ Half adder

→ Full adder

→ Parallel adder / Ripple carry adder


→ 100% carry ahead adder

Binary Subtractor

→ Half Subtractor

→ Full Subtractor

→ Parallel Subtractor



Parallel adder / Ripple carry adder.



In Serial adder, a full adder is capable of adding two one-bit numbers & an input carry. If the number of bit increases with bit by bit, addition is the time taking process. In order to increase the speed of operation we prefer parallel adder.

Construction & Operation of n-bit Parallel Adder

→ If the no. of bit increases in the binary number we can employ additional full adder.

→ A n-bit parallel adder can be constructed by using 'n' no. of full adders connected in parallel.

→ The carry o/p of each adder is connected to the carry i/p of the next higher order adder, hence the name "Ripple carry Adder"



$$\text{Sum} = A \oplus B \oplus C \quad [\text{Inequality detector}]$$

$$\text{Carry} = A_B + B_C + C_A$$

$$\text{Ex: } \begin{array}{r} 0A_3 \\ + 1A_2 \\ + 0A_1 \\ + 1A_0 \\ \hline \end{array}$$


$$\begin{array}{r} LB_3 OB_2 RB_0 \\ \hline 1 1 1 1 \end{array}$$

Look Ahead carry

→ In Parallel adder, the carry o/p of each full adder stage is connected to the carry i/p of the next higher order stage.

→ Therefore, the sum of carry

Binary Parallel adder: IC 74LS283  
 $\begin{array}{ccccccc} B_3 & B_2 & B_1 & B_0 & A_3 & A_2 & A_1 & A_0 \\ \downarrow & \downarrow \end{array}$



Outputs of any stage cannot be produced until the i<sup>th</sup> carry occurs. This leads to a time delay in the addition process. This delay is known as "Carry Propagation delay".

$$\text{Eg: } \begin{array}{r} 0101 \\ 0011 \\ \hline 1000 \end{array}$$

Addition of LSB Produces Carry into 2<sup>nd</sup> & 2<sup>nd</sup> to 3<sup>rd</sup>. From this the Sum bit generated in the last position (MSB), depends on the carry that was generated by the addition of the previous position.


→ This means, adder will not produce correct result until LSB carry has propagate through intermediate full adders.

→ So because of this time delay we can't add more no. of bits.

→ One method of speeding up this process by eliminating inter Stage Carry delay is called Look ahead carry addition.

Implement full adder using 2 half adder

The Output Sum & Carry can be expressed as



$2^n$  gate level → Carry Propagate

$n \rightarrow$  no. of bits

For 4-bit adder

Carry Propagate =  $2 \times 4 = 8$  gate levels

$P_i$  = Carry Propagate,

$G_i$  = Carry generator

$P_i = A_i + B_i$      $S_i = P_i \oplus C_i$

$G_i = A_i \cdot B_i$      $C_{i+1} = G_i + P_i \cdot C_i$

$C_0$  = input carry

$$i=0 : C_{0+1} = C_1 = G_{i0} + P_{i0} C_0$$

$$i=1, C_2 = G_{i1} + P_{i1} C_1 \Rightarrow G_{i1} + P_{i1} (G_{i0} + P_{i0} C_0)$$

$$= G_{i1} + P_{i1} G_{i0} + P_{i1} P_{i0} C_0$$

$$i=2, C_3 = G_{i2} + P_{i2} C_2 \Rightarrow G_{i2} + P_{i2} (G_{i1} + P_{i1} G_{i0} + P_{i1} P_{i0} C_0)$$


$$= G_{i2} + P_{i2} G_{i1} + P_{i2} P_{i1} G_{i0} + P_{i2} P_{i1} P_{i0} C_0$$

$$i=3, C_4 = G_{i3} + P_{i3} C_3$$

$$= G_{i3} + P_{i3} (G_{i2} + P_{i2} G_{i1} + P_{i2} P_{i1} G_{i0} + P_{i2} P_{i1} P_{i0} C_0)$$

$$= G_{i3} + P_{i3} G_{i2} + P_{i3} P_{i2} G_{i1} + P_{i3} P_{i2} P_{i1} G_{i0} + P_{i3} P_{i2} P_{i1} P_{i0} C_0$$


$$P_{i3} P_{i2} P_{i1} P_{i0} C_0$$



For clear dig: Refer Pg. No. 44  
 → Using a look ahead carry generator we can easily construct a 4-bit Parallel adder with a look ahead carry scheme.


→ In this each sum o/p requires 2 EXOR gates.  
 → The o/p of the 1<sup>st</sup> XOR gate generates  $P_i$  & the AND gate generates  $G_i$ .  
 → The Carries are generated using look ahead carry generator & applied as i/p's to the second EXOR gate.

If the i/p to the EX-OR gate is  $P_i$   
 → Thus Second EX-OR gates generates Sum o/p's  
 → Each o/p generated after a delay of 2 levels of gates.  
 → Thus o/p's  $S_2$  through  $S_4$  have equal propagation delay time.




IC 74182 - Look ahead carry generator

Logic Symbol



## Pin Diagram



$(\bar{P}_0, \bar{P}_1, \bar{P}_2, \bar{P}_3) \rightarrow$  four Pairs of active low Propagate

$(G_0, G_1, G_2, G_3) \rightarrow$  Carry generate Signals,  $C_n \rightarrow$  active high carry if

$C_{ntx}, C_{nty}, C_{ntz} \rightarrow$  anticipated active high Carries

$\bar{P}$  - active local Carry Propagate

$G_i$  - Carry generate O/Ps

## Binary Subtractor

$\rightarrow$  Half Subtractor

- full Subtractor

$\hookrightarrow$  Parallel Subtractor

## Half Subtractor

$\rightarrow$  Subtrahend bit is Subtracted from the minuend bit.

$\rightarrow$  Minuend bit is Smaller than the Subtrahend bit, hence it is borrowed.

$$0 - 0 = 0$$

$$0 - 1 = 1 \text{ (with 1 borrow)}$$

$$1 - 0 = 1$$


$$1 - 1 = 0$$

## Half Subtractor

$\rightarrow$  A half Subtractor is a combinational circuit that used to get the difference between two Single bit numbers

$\rightarrow$  It also has an O/P to specify if a 1 has been borrowed.

$\rightarrow$  Let 'A' be minuend bit & 'B' be Subtrahend bit.



## Truth table

A	B	Diff	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

## K-map

For Difference For Borrow


		B		B			
		$\bar{B}$	B	$\bar{B}$	B		
A	$\bar{B}$	0	1	$\bar{B}$	0	1	
	B	0	1	$\bar{B}$	0	1	

Difference

$$= A\bar{B} + \bar{A}B$$

Borrow =  $\bar{A}B$

$$= A \oplus B$$

Logic diagramLimitations

→ In multidigit Subtraction, we have to Subtract two bits along with the borrow of the Previous digit


Subtraction

→ Effectively Such Subtraction requires Subtraction of three bits

→ This is not Possible with half-Subtractor

Full Subtractor


Full Subtractor is combinational Circuit used to perform Subtraction among 3-bits.

Truth table

It has 3 ilp & 2 o/p/s  
ilp  $\rightarrow$  A, B & Bin  
o/p  $\rightarrow$  D & Bout

Truth Table

A	B	bin	D	bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

K-map for Difference


$$D = A\bar{B}\text{Bin} + \bar{A}\bar{B}\text{Bin} + A\bar{B}\text{Bin}$$

$$= \text{Bin}(\bar{A}\bar{B} + AB) + \bar{\text{Bin}}(AB + \bar{A}B)$$



$$= \text{Bin}(A \oplus B) + \bar{\text{Bin}}(A \oplus B)$$

Re-arrange

$$\boxed{D = \text{Bin}(\oplus A \oplus B)} \quad \boxed{A \oplus B \oplus \text{Bin} = D}$$

K-map for Bout

$$\text{Bout} = \bar{A}\text{Bin} + \bar{A}B + B\text{Bin}$$



4-bit Parallel Subtractor


### Parallel Subtractor

→ The subtraction of binary numbers can be done most conveniently by means of complements.

→ Subtraction of  $A - B$  can be done by taking 2's complement of  $B$  & adding it to  $A$ .

→ The 2's complement can be obtained by taking the 1's complement & adding 1 to the MS pair of bits.

→ The 1's complement can be implemented with invertors & one can be added to the sum through i/p carry.



Parallel Adder | Subtractor

Construction

→ The addition & Subtraction Operations can be combined into one circuit with one common binary adder.

This is done by including an Ex-OR gate with each full adder. It has mode Selection Switch 'M' to control the operation.

Operation

The Mode 'M' will controls the operation of the ckt.

→ M=0 → CKT adds as adder  
M=1 → CKT becomes Subtractor

→ Each Ex-OR gate receives ilp & one of the ilps of B.

→ When M=0, we have  $B \oplus 0 = B$ .

The full adders receives the values of B, the ilp carry is 0 & circuit performs A+B

Operation

→ When M=1, we have  $B \oplus 1 = \bar{B}$  &  $C_{in} = 1$ . The B ilps are all implemented & a 1 is added through the ilp carry. The circuit performs the operation A plus the 2's complement of B, (ie)  $A - B$

Note:

$$\begin{aligned} M=0, \text{ Sum} &= A + B + C_{in} \\ &= A + B \text{ (Add)} \end{aligned}$$

$$M=1$$

$$\begin{aligned} &= A + 1 \text{'s complement of } B \\ &\quad + C_{in} \end{aligned}$$

$$= A + 1 \text{'s comp } B + 1$$

$$= A + 2 \text{'s comp } B$$

$$= A - B \text{ (Subtract)}$$

Whenever,

→ X-OR gate with 0 gives same OLP

→ X-OR gate with 1 gives complement of OLP.]

Decimal Adder / BCD adderThe digital Systems

handle the decimal numbers in the form of binary coded decimal numbers (BCD).

→ A BCD adder is a circuit that adds 2 BCD digits & produces a sum digit also in BCD.

→ BCD numbers uses 10 digits, 0 to 9 which are represented in binary form 0000 to 1001, (ie) each BCD digit is represented as a 4-bit binary number.

BCD addition Procedure:-

1) Add 2 BCD numbers using ordinary binary addition

2) If 4-bit Sum is equal to or less than 9, no correction is needed. The sum is in proper BCD form.

3) If 4-bit Sum is greater than 9 or if a carry is generated from a bit sum, the sum is invalid.

4) To correct the invalid sum, add  $(0010)_2$  to the 4-bit sum. If a carry results from this addition, add it to the next higher order BCD digit.

To implement BCD adder we require

→ 4-bit adder for initial addition

→ logic circuit to detect sum greater than 9.

→ one more 4-bit adder to add  $(0010)_2$  in the sum if the sum is greater than 9 or carry is 1.

The logic circuit to detect sum greater than 9 can be determined by simplifying the boolean expression of given truth table.

Truth table


Inputs				Output
$S_3$	$S_2$	$S_1$	$S_0$	$y$
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

K-map		$S_3\bar{S}_2\bar{S}_1\bar{S}_0\bar{S}_3\bar{S}_2\bar{S}_1\bar{S}_0$	$S_3\bar{S}_2\bar{S}_1\bar{S}_0$
$\bar{S}_3\bar{S}_2$	$\bar{S}_3S_2$	00 01 11 10	00 01 11 10
00	00	1	
01	01	1	1
11	11	1	1
10	10		1

$$y = S_3 S_2 + S_3 S_1$$

$y=1 \rightarrow$  indicates sum is greater than 9. We can add one more term  $C_{out}$  in the above expression.

$y = S_3 S_2 + S_3 S_1 + C_{out}$   
to check whether the carry is 1.  
If any one condition is satisfied, we add  $(0010)_2$  in the sum.



Block diagram of BCD Adder

→ The 2 BCD no's together with old carry are first added in the top 4-bit binary adder to produce binary sum. → When the old carry is equal to zero i.e., when  $\text{Sum} \leq 9$  ( $\text{Cout} = 0$ ) nothing is added to binary sum. When it is equal to one i.e., when  $\text{Sum} > 9$  on ( $\text{Cout} = 1$ ) binary 0110 is added to the binary sum through the bottom 4-bit binary adder.

→ The old carry generated from the bottom binary adder can be ignored, since it supplies information already available at the output carry terminal.

Ex:

$$\begin{array}{r}
 \text{(i) } A : 0011 \quad 03 \\
 B : 1000 \quad 08 \\
 \hline
 S \quad \underline{1011} \quad \underline{11} \quad 1011 > 1001
 \end{array}$$

ii) If  $\text{Sum} > 1001$ ;  $x = 1$ 

$$\begin{array}{r}
 \text{(iii) } 1011 - 11 \quad \text{using BCD 0110} \\
 0110 + 6 \\
 \hline
 1 \quad \underline{0001} \quad 0001
 \end{array}$$

Applications of BCD Adder


→ It is widely used in the computers &amp; calculators

→ Used in Arithmetic logic unit

→ It accepts the binary coded form of decimal numbers.

### Magnitude Comparator

It is a combinational circuit, designed to compare the relative magnitude of two binary numbers ( $A \& B$ ) & generates one of the following O/P.


Types

2-bit magnitude comparator

$n$ -bit magnitude comparator

No. of entries in truth table =  $2^n$

$$n=2 = 2^2 = 2^4 = 16$$

$$n=4 = 2^{2^4} = 2^{16} = 65,536$$

Truth table

$A_1$	$A_0$	$B_1$	$B_0$	$A=B$	$A>B$	$A<B$
0	0	0	0	1	0	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	0	1	0
0	1	0	1	0	0	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	0	1	0
1	0	0	1	0	1	0
1	0	1	0	1	0	0
1	0	1	1	0	0	0
1	1	0	0	0	1	0
1	1	0	1	0	1	0
1	1	1	0	0	1	0
1	1	1	1	1	0	0

 $A=B$ 

$A_1, A_0$	$B_1, B_0$	$\bar{B}_1, \bar{B}_0$	$\bar{B}_1, B_0$	$B_1, \bar{B}_0$	$B_1, B_0$
00	00	11	10	01	11
01	01	10	11	00	10
10	10	01	00	11	01
11	11	00	01	10	00

$$= \bar{A}_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 + \bar{A}_1 \bar{A}_0 \bar{B}_1 B_0 +$$

$$A_1 A_0 B_1 \bar{B}_0 + A_1 A_0 B_1 B_0 \text{ formula}$$

$$= \bar{A}_0 \bar{B}_0 [\bar{A}_1 \bar{B}_1 + A_1 B_1] [\bar{A}_1 \bar{B}_1 + A_1 B_1] = A_1 \bar{B}_1$$

$$+ \bar{A}_0 B_0 [\bar{A}_1 \bar{B}_1 + A_1 B_1] + = \bar{A}_0 \bar{B}_0 + A_0 B_0$$

This is represented in the form of X-NOR gate.

$$\otimes_0, A=B = x_1 \cdot x_0$$

$$x_1 = \bar{A}_1 \bar{B}_1 + A_1 B_1, A = A_1 A_0 11$$

$$x_0 = \bar{A}_0 \bar{B}_0 + A_0 B_0, B = \bar{B}_1 \bar{B}_0 11$$

Whenever  $A_1 \neq B_1, A_0 \neq B_0$  have to be equal, then only  $A=B$ .

 $A>B$ 

$A_1, A_0$	$B_1, B_0$	$\bar{B}_1, \bar{B}_0$	$\bar{B}_1, B_0$	$B_1, \bar{B}_0$	$B_1, B_0$
00	00	11	10	01	11
01	01	10	11	00	10
10	10	01	00	11	01
11	11	00	01	10	00

$$A>B = A_1 \bar{B}_1 + \bar{A}_1 A_0 \bar{B}_1 \bar{B}_0 + \bar{A}_1 A_0 \bar{B}_1 B_0$$

$$A_1 \bar{S}_1 + A_0 B_0 [A_1 \bar{B}_0 + A_1 B_1]$$

$$= A_1 \bar{S}_1 + A_0 \bar{B} B_0 \cancel{x_1}$$

$A_1 A_0$  where,  $A_1 A_0$  depends on  
 $B_1 B_0$        $\bar{B}_1 \bar{B}_0$

In this equation itself we are getting A is greater, if B is lesser.

$A > B$

$A_1 A_0$	$\bar{B}_1 \bar{B}_0$	$\bar{B}_1 B_0$	$B_1 \bar{B}_0$	$B_1 B_0$
00	00	01	10	10
01	01	11	11	11
11	11	11	11	11
10	10	01	01	01

$$(A < B) = \bar{A}_1 \bar{A}_0 \bar{B}_1 B_0 + A_1 \bar{A}_0 B_1 B_0$$

$$+ \bar{A}_1 B_1$$

$$= \bar{A}_1 B_1 + \bar{A}_1 \bar{A}_0 \bar{B}_1 B_0 + A_1 \bar{A}_0 B_1 B_0$$

$$- \bar{A}_1 B_1 + A_0 B_0 [\bar{A}_1 \bar{B}_1 + A_1 B_1]$$

$$= \bar{A}_1 B_1 + \bar{A}_0 B_0 \cdot \cancel{x_1}$$

$A_1 A_0 \Rightarrow \bar{A}_1 \bar{A}_0$  where  $A > B$   
 $B_1 B_0 \quad B_1 B_0$

$\rightarrow$  In this Expression itself we are obtaining A is lesser if B is greater.


The obtained Equation is,

(i) Expression -

$$(A = B) = \cancel{x_1} \cdot \cancel{x_0} (\text{or}) [\bar{A}_1 \bar{B}_1 + A_1 B_1] [A_0 B_0 + A_0 \bar{B}_0]$$

$$(A > B) = A_1 \bar{B}_1 + A_0 B_0 \cancel{x_1} \quad (A_0 \bar{B}_0) (A_1 B_1)$$

$$(A < B) = \bar{A}_1 B_1 + \bar{A}_0 B_0 \cancel{x_1}$$



$$A = B \cancel{x_1} \cancel{x_0} (\text{or}) (\bar{A}_1 \bar{B}_1 + A_1 B_1)$$

$$(\bar{A}_0 \bar{B}_0 + A_0 B_0) (\text{or}) (A_0 \bar{B}_0) (A_1 B_1)$$

$$A > B = A_1 \bar{B}_1 + A_0 \bar{B}_0 \cancel{x_1}$$

$$= A_1 \bar{B}_1 + A_0 \bar{B}_0 (\bar{A}_1 \bar{B}_1 + A_1 B_1)$$

$$= A_1 \bar{B}_1 + A_0 \bar{B}_0 \bar{A}_1 \bar{B}_1 + A_0 \bar{B}_0 A_1 B_1$$

$$A < B = \bar{A}_1 B_1 + \bar{A}_0 B_0 \bar{A}_1 \bar{B}_1 + \bar{A}_0 B_0 A_1 B_1$$

$$= \bar{A}_1 B_1 + \bar{A}_0 B_0 \cancel{x_1}$$

$$= \bar{A}_1 B_1 + \bar{A}_0 B_0 (\bar{A}_1 \bar{B}_1 + A_1 B_1)$$

$$= \bar{A}_1 B_1 + \bar{A}_0 B_0 \bar{A}_1 \bar{B}_1 + \bar{A}_0 B_0 A_1 B_1$$

$$A \neq B = \bar{A}_1 B_1 + A_0 \bar{B}_1 + \bar{A}_0 A_1 B_0 B_1$$

$$A \neq B = \bar{A}_1 B_1 + A_0 \bar{B}_1 + \bar{A}_0 A_1 B_0 B_1$$

4-bit comparator  
To find  $A=B$

$$A \Rightarrow A_3 \ A_2 \ A_1 \ A_0$$

$$B \Rightarrow \begin{array}{cccc} B_3 & B_2 & B_1 & B_0 \\ \hline x_3 & x_2 & x_1 & x_0 \end{array}$$

$$x_3 = A_3 B_3 + \bar{A}_3 \bar{B}_3 = (A_3 \oplus B_3)$$

$$x_2 = A_2 B_2 + \bar{A}_2 \bar{B}_2 = (A_2 \oplus B_2)$$

$$x_1 = A_1 B_1 + \bar{A}_1 \bar{B}_1 = (A_1 \oplus B_1)$$

$$x_0 = A_0 B_0 + \bar{A}_0 \bar{B}_0 = (A_0 \oplus B_0)$$

$$\text{For } (A=B) = x_3 \cdot x_2 \cdot x_1 \cdot x_0$$

To find  $(A>B)$  A is greater than B

$$(A>B) = A_3 \bar{B}_3 + A_2 \bar{B}_2 x_3 + A_1 \bar{B}_1 x_3 x_2$$

$$+ A_0 \bar{B}_0 x_3 x_2 x_1$$

$$\text{To find } A \text{ is lesser than } B$$

$$(A < B) = \bar{A}_3 B_3 + A_2 B_2 x_3 + A_1 B_1 x_3 x_2$$

$$+ \bar{A}_0 B_0 x_3 x_2 x_1$$

$A > B$

i) If  $A_3 > B_3$  ( $A_3=1, B_3=0$ ) then  
 $A > B$ . So it is represented as

$$A_3 \bar{B}_3$$

ii) If  $A_3 = B_3 \ \& \ A_2 > B_2$  ( $A_2=1, B_2=0$ )  
then  $A > B$ . It is represented as  
 $A_2 \bar{B}_2 x_3$ .

iii) If  $A_3 = B_3 \ \& \ A_2 = B_2 \ \& \ A_1 > B_1$ ,  
( $A_1=1, B_1=0$ ), then  $A > B$ .  
It is represented as

$$A_1 \bar{B}_1 x_3 x_2$$

iv) If  $A_3 = B_3 \ \& \ A_2 = B_2 \ \& \ A_1 = B_1 \ \&$   
 $A_0 > B_0$  ( $A_0=1, B_0=0$ ), then  $A > B$   
It is represented as  
 $A_1 \bar{B}_1 x_3 x_2 x_1$

$$(A > B) = A_3 \bar{B}_3 + A_2 \bar{B}_2 x_3 + A_1 \bar{B}_1 x_3 x_2 + A_0 \bar{B}_0 x_3 x_2 x_1$$

$(A < B)$

i) If  $A_3 < B_3$  ( $A_3=0, B_3=1$ );  
then  $A < B$ . It is represented as  
 $\bar{A}_3 B_3$

ii) If  $A_3 = B_3$ :  $\therefore (A_2=0, B_2=1)$   
then  $A < B$ . It is represented as  
 $\bar{A}_2 B_2 x_3$

iii) If  $A_3 = B_3 \ \& \ A_2 = B_2 \ \& \ A_1 < B_1$ ,  
( $A_1=0, B_1=1$ ) then  $A < B$ . It is represented as

$$\bar{A}_1 B_1 x_3 x_2$$

iv) If  $A_3 = B_3 \ \& \ A_2 = B_2 \ \& \ A_1 = B_1 \ \&$   
 $A_0 < B_0$  ( $A_0=0, B_0=1$ ) then  $A < B$ .  
It is represented as


$$\bar{A}_0 B_0 x_3 x_2 x_1$$

Now the expression for  $A < B$

$$(A < B) = \bar{A}_3 B_3 + \bar{A}_2 B_2 x_3 + \bar{A}_1 B_1 x_3 x_2 +$$

$$\bar{A}_0 B_0 x_3 x_2 x_1$$


Logic diagram for 4-bit Magnitude Comparator:



## Decoder

Decoder is a multi-i/p multi-o/p logic circuit which decodes  $n$  no. of i/p's to  $2^n$  o/p's.

Possible o/p's :



↳ Enable  
 ↳  $E=0$  Decoder is disabled  
 ↳  $E=1$  Decoder is enabled


Binary decoder | 2 to 4 decoder

A decoder which has an  $n$ -bit binary i/p code & one activated o/p, Out of  $2^n$  o/p code is called binary decoder.

A binary decoder is used when it is necessary to activate exactly one of the  $2^n$  o/p based on an  $n$ -bit input value.

Truth table : 3 2 o/p's  $\rightarrow 2^0$

i/p	$y_3$	$y_2$	$y_1$	$y_0$
0	x	x	0	0
1	0	0	0	1
1	0	1	0	0
1	1	0	1	0
1	1	1	1	0



Two i/p's are decoded into 4 o/p's, each o/p representing one of the minterms of 2 i/p variable.

The two invertors provide complement of the i/p's & each one of 4 AND gates generates one of the minterms.

### Applications

- Code converters
- Implementation of combinational circuits
- Address decoding
- BCD to 7-Segment decoder


3 to 8 decoder

- 3 i/p ( $A, B, C$ )
- 8 o/p ( $D_0$  to  $D_7$ )
- Only one of eight o/p's ( $D_0$  to  $D_7$ ) is selected based on 3 select i/p.


E	A	B	C	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1

$$D_0 = \bar{A}\bar{B}\bar{C} \quad D_1 = \bar{A}\bar{B}C \quad D_2 = \bar{A}B\bar{C} \quad D_3 = \bar{A}BC$$

$$D_4 = A\bar{B}\bar{C} \quad D_5 = A\bar{B}C \quad D_6 = AB\bar{C} \quad D_7 = ABC$$



## IC 74x138 3to8 decoder



74x138, it accepts 3 binary inputs ( $A, B, C$ ) & when enabled provides eight individual active low O/Ps ( $y_0 - y_7$ ).

The device has three enable inputs

two active low ( $\bar{G}_2 A, \bar{G}_2 B$ )

one active high ( $G_1$ )

Decodes may have one of the two O/P states

(i) active low

(ii) active high

For active high output Active high O/P + OR gate in the O/P

= minterms of SOP


active high O/P + NOR gate in the O/P

= maxterms of POS

Ex:  $\Sigma m(1, 2, 3, 7) = F$  using 3x8 decoder


$$F = \Sigma m(1, 2, 3, 7)$$

↓ minterm



$$\bar{F} = \Sigma m(1, 3, 5, 7)$$

↓ maxterm




For active low O/P.


active low O/P + and gate at O/P = maxterms of POS

active low O/P + NAND gate at O/P = minterms of SOP

$$F = \Sigma m(1, 3, 5, 7)$$



$$F = \sum_m (1, 2, 5, 7)$$




Implementation of logic Boolean expression using decoder:

① Implement the function

$$f_1(x_2, x_1, x_0) = \sum_m (1, 2, 4, 5)$$

&  $f_2 = \sum_m (1, 5, 7)$  using 3-to-8 line decoder.

Soln:-



② Implement  $f_1(x_2, x_1, x_0) =$

$$\sum_m (0, 1, 3, 4, 5, 6) \quad \{ f_2 = \sum_m (1, 2, 3, 4, 6) \}$$

Soln

$$f_1 = \sum_m (0, 1, 3, 4, 5, 6)$$


$$\overline{f_1} = \sum_m (2, 7)$$

$$\overline{\overline{f_1}} = \sum_m (2, 7)$$

$$f_2 = \sum_m (1, 2, 3, 4, 6)$$

$$\overline{f_2} = \sum_m (0, 5, 7)$$

$$\overline{\overline{f_2}} = \sum_m (0, 5, 7)$$




Encoder

→ An Encoder is a digital circuit that performs the inverse operation of decoder.

→ An Encoder has  $2^n$  input lines & n output lines

→ In Encoder the n output lines generate the binary code corresponding to the IP value



Types of Encoder

i) Priority Encoder

ii) Decimal to BCD

iii) Octal to Binary

## iv) Hexadecimal to Binary

## i) Priority Encoder

A Priority Encoder is an Encoder circuit that includes the Priority function. In Priority Encoder, if 2 or more inputs are equal to 1 at the same time, the input having the highest priority will take the precedence.

Inputs				Outputs		
$D_0$	$D_1$	$D_2$	$D_3$	$y_1$	$y_0$	$v$
0	0	0	0	x	x	0
1	0	0	0	0	0	1
x	1	0	0	0	1	1
x	x	1	0	1	0	1
x	x	x	1	1	1	1

$D_3$  is assigned with highest priority.

$D_0$  is the lowest priority.

$$D_3 > D_2 > D_1 > D_0$$

[Highest Priority]

[Lowest Priority]

$v \rightarrow$  valid output indicator

\* If  $[v=0]$ , it indicates that no priority is assigned to any of the inputs


$\rightarrow$  if  $[v=1]$ , it indicates that priority is assigned to one of the inputs.

$\rightarrow$  when  $D_3 = 1$ , output is always  $y_1, y_0$



$\rightarrow$  when  $\{D_2 = 1, D_3 = 0\}$ , output is always  $y_1, y_0$


$\rightarrow$  when  $\{D_3 = 0, D_2 = 0, D_1 = 1\}$ , the output is always  $y_1, y_0$

K-map for  $y_1$ .



K-map for  $y_0$





	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	D <sub>8</sub>	D <sub>9</sub>
1	0	0	0	0	0	0	0	0	0	0
2	0	0	0	0	0	0	0	0	0	0
3	0	0	0	0	0	0	0	0	0	0
4	-	0	0	0	0	0	0	0	0	0
5	0	-	0	0	0	0	0	0	0	0
6	0	0	-	0	0	0	0	0	0	0
7	0	0	0	-	0	0	0	0	0	0
8	0	0	0	0	-	0	0	0	0	0
9	0	0	0	0	0	-	0	0	0	0
10	-	0	0	0	0	0	-	0	0	0
11	-	0	0	0	0	0	0	-	0	0
12	-	0	0	0	0	0	0	0	-	0

Application of Priority Encoder.

→ It can generate the OLP code based on the highest prioritized OLP.

→ Robotic Vehicle

→ Industries

→ Monitoring Systems etc

ii) Decimal to Binary (BCD Encoder)

Decimal to BCD Encoder has

8 outputs  $\Rightarrow 10 \text{ bits} \neq 4 \times 2 \text{ bits}$ .

[10 to 4 Encoder]

i/p  $\rightarrow D_9, D_8, D_7, D_6, D_5, D_4,$

$D_3, D_2, D_1, D_0$


o/p  $\rightarrow Y_3, Y_2, Y_1, Y_0$

$$Y_3 = D_8 + D_9, Y_2 = D_4 + D_5 + D_6 + D_7$$

$$Y_1 = D_2 + D_3 + D_6 + D_7$$


$$Y_0 = D_1 + D_3 + D_5 + D_7 + D_9$$

D<sub>9</sub> D<sub>8</sub> D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub>



iii) Octal to Binary Encoder.

Input								Output			
D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	A	B	C	
1	0	0	0	0	0	0	0	0	0	0	D <sub>0</sub>
0	1	0	0	0	0	0	0	0	0	1	D <sub>1</sub>
0	0	1	0	0	0	0	0	0	1	0	D <sub>2</sub>
0	0	0	1	0	0	0	0	0	0	1	D <sub>3</sub>
0	0	0	0	1	0	0	0	1	0	0	D <sub>4</sub>
0	0	0	0	0	1	0	0	1	0	1	D <sub>5</sub>
0	0	0	0	0	0	1	0	1	1	0	D <sub>6</sub>
0	0	0	0	0	0	0	1	1	0	1	D <sub>7</sub>



Octal to binary Encoder has Eight ilps & three o/p's. It is assumed that only one ilp has value 1 at any time.

$$A = D_4 + D_5 + D_6 + D_7$$


$$B = D_2 + D_3 + D_4 + D_5$$

$$C = D_1 + D_3 + D_5 + D_7$$

Hexadecimal to Binary Encoder,

Hexadecimal to Binary  
[16 to 2] Encoder

$$n = 16 = 2^m \Rightarrow m = \log_2^{16} \\ = \log_2^4 = 4 \rightarrow \text{o/p}$$




Hexa-decimal	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>
0	0	0	0	0 0
1	0	0	0	1 1
2	0	0	1	0 2
3	0	0	1	1 3
4	0	1	0	0 4
5	0	1	0	1 5
6	0	1	1	0 6
7	0	1	1	1 7
8	1	0	0	0 8
9	1	0	0	1 9
A (10)	1	0	1	0 A
B (11)	1	0	1	1 B
C (12)	1	1	0	0 C
D (13)	1	1	0	1 D
E (14)	1	1	1	0 E
F (15)	1	1	1	1 F

$$B_0 = 1 + 3 + 5 + 7 + 9 + B + D + F$$

$$B_1 = 2 + 3 + 6 + 7 + A + B + E + F$$

$$B_2 = 4 + 5 + 6 + 7 + C + D + E + F$$

$$B_3 = 8 + 9 + A + B + C + D + E + F$$




### Multiplexer

Multiplexer is a combinational logic circuit used to select only one line among several inputs based on selection lines.

- This can act as a digital switch.
- This is also called as data selector
- For a mux there can be  $2^n$  inputs  $n$  selection lines

Only one output



- \*  $n$  input lines
- \*  $m$  Select lines.

- \* 1 OLP line

- \*  $n = 2^m$

- \* To select 1 out of  $2^m$  lines,  $m$  select lines are required.

### 2x1 multiplexer


1lp is 2  $n=2, m=1$

1lp lines:  $D_0, D_1$

1 Select lines:  $S_0$

1 OLP line:  $y$


Logic symbol



Truth table

ip (Data Select)	OP
S	y
0	D <sub>0</sub>
1	D <sub>1</sub>

$$y = D_0 \bar{S} + D_1 S$$




4x1 multiplexer

 4 ip Signals - D<sub>0</sub>, D<sub>1</sub>, D<sub>2</sub>, D<sub>3</sub>

 2 select lines - S<sub>0</sub>, S<sub>1</sub>

1 output lines - y

Logic Symbol



Truth table

Data Select ip		Output
S <sub>1</sub>	S <sub>0</sub>	y
0	0	D <sub>0</sub>
0	1	D <sub>1</sub>
1	0	D <sub>2</sub>
1	1	D <sub>3</sub>

$$y = D_0,$$

 if S<sub>1</sub>=0 & S<sub>0</sub>=0

$$y = D_0 \bar{S}_0 \bar{S}_1$$

$$y = D_1,$$

 if S<sub>1</sub>=0 ; S<sub>0</sub>=1

$$y = D_1 S_0 \bar{S}_1$$

$$y = D_2,$$

 if S<sub>1</sub>=1, S<sub>0</sub>=0

$$y = D_2 \bar{S}_0 \bar{S}_1$$

$$y = D_3,$$


 if S<sub>1</sub>=1, S<sub>0</sub>=Φ

$$y = D_3 S_0 \Phi$$

$$y = D_0 \bar{S}_0 \bar{S}_1 + D_1 S_0 \bar{S}_1 + D_2 \bar{S}_0 S_1 + D_3 S_0 S_1$$

## Logic Diagram

S0 S1 D0 D1 D2 D3



## Truth table

Inputs				Outputs	
E	S2	S1	S0	y	$\bar{y}$
1	x	x	x	D0	0
0	0	0	0	D0	$\bar{D}_0$
0	0	0	1	D1	$\bar{D}_1$
0	0	1	0	D2	$\bar{D}_2$
0	0	1	1	D3	$\bar{D}_3$
0	1	0	0	D4	$\bar{D}_4$
0	1	0	1	D5	$\bar{D}_5$
0	1	1	0	D6	$\bar{D}_6$
0	1	1	1	D7	$\bar{D}_7$


$$y = [D_0 \bar{S}_2 \bar{S}_1 \bar{S}_0 + D_1 \bar{S}_2 \bar{S}_1 \bar{S}_0 + \\ D_2 \bar{S}_2 \bar{S}_1 \bar{S}_0 + D_3 \bar{S}_2 \bar{S}_1 \bar{S}_0 + \\ D_4 S_2 \bar{S}_1 \bar{S}_0 + D_5 S_2 \bar{S}_1 \bar{S}_0 + \\ D_6 S_2 S_1 \bar{S}_0 + D_7 S_2 S_1 \bar{S}_0] E$$


8:1 multiplexer

8 data i/p's ( $D_0 - D_7$ ) lines3 Select i/p's ( $S_2 - S_0$ ) lines,  $2^3 = 8$   
1 o/p line (y)

Enable i/p ( $\bar{E}$ ), when  $\bar{E} = 0$ , the  
Select i/p's  $S_2 S_1 S_0$  will select  
one of the data i/p to pass  
through o/p y. When  $\bar{E} = 1$ ,  
mux is disabled.

Logic Symbol





### Applications

- Data Selection
- Data routing
- Operation Sequencing
- Parallel to Serial Conversion
- Waveform generation.

i) Implement the following Boolean expression using suitable multiplexer.

$$f(A, B, C, D) = \sum(0, 1, 3, 4, 8, 9, 15)$$

Soln:

Since the given function is a four variable function, we need a multiplexer with 8 i/p-lines & 3 select lines.

Apply variable B, C, D to the select lines.

Implementation table.

	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
A	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15
	1	1	0	1	0	0	0	A


→ Circle the minterms of the function

→ Both terms i.e. minterms in a column are not circled, apply '0' to the corresponding i/p

→ If both minterms are circled, apply 1 to the corresponding i/p.

→ If top minterm alone is circled, apply  $\bar{A}$  & if bottom minterm alone is circled apply A

According to implementation table, draw 8x1 mux apply logic 0 & logic 1 to the i/p.



2) Implement the following Boolean function using 4:1 mux


$$f(A, B, C) = \sum(1, 3, 5, 6)$$

Soln

Implementation table.

	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
A	0	1	2	3
A	4	5	6	7

Implementation




3) Implement  $F = \bar{g}(1, 2, 5, 6, 7, 8, 10, 12, 13, 15)$  using 74151 mux

Sol

Implementation table:


	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
A	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15
	A	$\bar{A}$	1	0	A	1	$\bar{A}$	1

Multiplexer implementation



Demultiplexers

A demultiplexer is a combinational logic circuit that receives information on a single input line and transmits the same information on one of  $2^n$  possible output lines.



1 to 2 Demultiplexer

Input — 1

Output — Y<sub>0</sub>, Y<sub>1</sub>


Select lines — S (S<sub>0</sub>)

Truth table


Data ilp Select ilp olp

D	S <sub>0</sub>	Y <sub>0</sub>	Y <sub>1</sub>
D	0	0	D
D	1	D	D

Logic Diagram



$$y_0 = \bar{s}d, y_1 = sd$$




### 1:4 Demultiplexer

Input - Single (D)

Output = 4 (y<sub>0</sub>, y<sub>1</sub>, y<sub>2</sub>, y<sub>3</sub>)

Select lines - 2 (S<sub>0</sub>, S<sub>1</sub>)

Logic diagram




Truth table

Data/Ip	Select/Ip	Output
D	S <sub>1</sub> S <sub>0</sub>	y <sub>3</sub> y <sub>2</sub> y <sub>1</sub> y <sub>0</sub>
D	0 0	0 0 0 D
D	0 1	0 0 D 0
D	1 0	0 D 0 0
D	1 1	D 0 0 0

$$y_0 = D\bar{S}_1\bar{S}_0, y_1 = D\bar{S}_1S_0, y_2 = DS_1\bar{S}_0$$

$$y_3 = DS_1S_0$$

Logic Diagram



### 1:8 Demultiplexer

Consider a 1 to 8 demultiplexer which has a single input (D) & eight output (D<sub>0</sub> to D<sub>7</sub>) & three select lines of input (S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub>)


Inputs			Outputs								
S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	D	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	D	D	0	0	0	0	0	0	0
0	0	1	D	0	D	0	0	0	0	0	0
0	1	0	D	0	0	D	0	0	0	0	0
0	1	1	D	0	0	0	D	0	0	0	0
1	0	0	D	0	0	0	0	0	0	D	0
1	0	1	D	0	0	0	0	0	0	D	0
1	1	0	D	0	0	0	0	0	0	0	D
1	1	1	D	0	0	0	0	0	0	0	0

$$D_0 = D\bar{S}_2\bar{S}_1\bar{S}_0, D_1 = D\bar{S}_2\bar{S}_1S_0$$

$$D_2 = D\bar{S}_2S_1\bar{S}_0, D_3 = D\bar{S}_2S_1S_0$$

$$D_4 = DS_2\bar{S}_1\bar{S}_0, D_5 = DS_2\bar{S}_1S_0$$

$$D_6 = D.S_2S_1\bar{S}_0, D_7 = S_2S_1S_0$$



- Applications of Demultiplexer
- used as decoder, data distributor
- used in time division multiplexing at the receiving end as a data separator.
- used to implement Boolean Expressions

74154 - 1:16 Demultiplexer


74155 - Dual 1:4 Demultiplexer

### Demultiplexer Problems

- Implement the following functions using demultiplexers

Sol  $f_1(A, B, C) = \text{Em}(0, 3, 7)$

$f_2(A, B, C) = \text{Em}(1, 2, 5)$



### Logical gates


AND, OR, NOT - Basic gates

NAND, NOR - Universal gate

Ex-OR, Ex-NOR - Exclusive

Special gates

AND (IC7408) Truth table




A	B	$y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

OR (IC7432) Truth table




A	B	$y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1

③ NOT (IC7404) Truth table



A	$y = \bar{A}$
0	1
1	0


④ NAND gate (IC7400) Truth Table



Truth Table

A	B	$y = \overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0


## ⑤ NOR gate (IC 7402)



Truth table

A	B	$y = \overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0


## ⑥ Ex-OR gate (Inequality Detector)



Truth table -


A	B	$y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

## ⑦ Ex-NOR gate [Equality Detector]



Truth table -

A	B	$y = \overline{A \oplus B}$
0	0	1
0	1	0
1	0	0
1	1	1



look carry ahead adder.