## **MIPS**

### MIPS Overview

Design and Implementation of MIPS processor supporting the following instructions

Memory reference: 1w, sw

Arithmetic/logical: add, sub, and, or, slt

Control transfer: beq, j


The MIPS ISA has 32 registers. Each register is 32 bits wide MIPS instructions (add, sub) only operate on registers

Memory is byte addressed Each address identifies an 8-bit byte

Words are aligned in memory Address must be a multiple of 4

MIPS is Big Endian

Most-significant byte at least address of a word c.f. Little Endian: least-significant byte at least address



### MIPS Instructions

#### **MIPS R-format instructions**

# op rs rt rd shamt funct 6 bits 5 bits 5 bits 5 bits 5 bits 6 bits

#### **Register numbers**

\$t0 – \$t7 are reg's 8 – 15 \$t8 – \$t9 are reg's 24 – 25 \$s0 – \$s7 are reg's 16 – 23

#### Instruction fields

- op: operation code (opcode)
- rs: first source register number
- rt: second source register number
- rd: destination register number
- shamt: shift amount (00000 for now)
- funct: function code (extends opcode)

**Example:** add \$t0, \$s1, \$s2

sp	ecial	\$s1	Ç	s2	\$t0	0	add
	0	17		18	8	0	32
000000	10001	100	10	0100	 00000	140	2000

0000 0010 0011 0010 0100 0000 0010 0000<sub>2</sub> = 02324020<sub>16</sub>

Note: for sub \$t0, \$s1, \$s2 -- funct = 34

### MIPS Instructions

#### **MIPS I-format instructions**




- Immediate arithmetic and load/store instructions
  - rt: destination or source register number
  - Constant:  $-2^{15}$  to  $+2^{15} 1$
  - · Address: offset added to base address in rs

#### **Register numbers**

\$t0 - \$t7 are reg's 8 - 15 \$t8 - \$t9 are reg's 24 - 25

\$s0 – \$s7 are reg's 16 – 23

Example: lw \$t0, 32(\$t1)



No subi instruction
 Use addi \$s0, \$s0, -1

### **Shift Operations**

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- shamt: how many positions to shift
- Shift left logical
  - Shift left and fill with 0 bits
  - sll by *i* bits multiplies by 2<sup>*i*</sup>
- Shift right logical
  - Shift right and fill with 0 bits
  - srl by *i* bits divides by 2<sup>*i*</sup> (unsigned only)

10

2

srl \$s0, \$t1, 10

#### **Register numbers**

\$t0 - \$t7 are reg's 8 - 15 \$t8 - \$t9 are reg's 24 - 25 \$s0 - \$s7 are reg's 16 - 23

0	0	16	8	8	0

t2 = 0000 0000 0000 0000 0000 1101 0000 0000

### **Conditional Operations**

- Branch to a labeled instruction if a condition is true
  - Otherwise, continue sequentially
- beq rs, rt, L1
  - if (rs == rt) branch to instruction labeled L1;
- bne rs, rt, L1
  - if (rs != rt) branch to instruction labeled L1;

```
Loop:sll $t1,$s3,2

add $t1,$t1,$s6

lw $t0,0($t1)

bne $t0,$s5, Exit

addi $s3,$s3,1


j Loop

Exit:
```

#### **Register numbers**

\$t0 – \$t7 are reg's 8 – 15 \$t8 – \$t9 are reg's 24 – 25 \$s0 – \$s7 are reg's 16 – 23

**Example:** beq \$t0, \$s0, 100



**Address**: PC + 4 + (25×4)

Note: For bne op = 5


### **Unconditional Jumps**

- j L1
  - · unconditional jump to instruction labeled L1
- jr reg

J type Instruction



Example: J 10000




Target address =  $PC_{31...28}$ : (address × 4)

#### **Register numbers**

\$t0 - \$t7 are reg's 8 - 15 \$t8 - \$t9 are reg's 24 - 25 \$s0 - \$s7 are reg's 16 - 23

Example: jr \$s0



### Example

- · Branch to a labeled instruction if a condition is true
  - · Otherwise, continue sequentially
- beg rs, rt, L1 -- if (rs == rt) branch to instruction labeled L1;
- bne rs, rt, L1 -- if (rs != rt) branch to instruction labeled L1;
- j L1 -- unconditional jump to instruction labeled L1

C code: f = (i == j)? g + h : g - h; • f, g, ... in \$s0, \$s1, ...

bne \$s3, \$s4, Else add \$s0, \$s1, \$s2 j Exit

Else: sub \$s0, \$s1, \$s2 Exit: ...

**Compiled MIPS code:** 

C code: while (save[i] == k) i += 1;

• i in \$s3, k in \$s5, address of save in \$s6

Loop: sll \$t1, \$s3, 2 add \$t1, \$t1, \$s6 lw \$t0, 0(\$t1) bne \$t0, \$s5, Exit addi \$s3, \$s3, 1 j Loop Exit: ...

80000 0 80004 0 9 22 32 0 80008 35 9 8 80012 5 8 21 2 80016 1 80020 20000 2 80024

### **More Conditional Operations**

- Set result to 1 if a condition is true
  - Otherwise, set to 0
- slt rd, rs, rt
  - if (rs < rt) rd = 1; else rd = 0;
- slti rt, rs, constant
  - if (rs < constant) rt = 1; else rt = 0;
- Use in combination with beq, bne slt \$t0, \$s1, \$s2 # if (\$s1 < \$s2) bne \$t0, \$zero, L # branch to L
  - · Signed comparison: slt, slti
  - Unsigned comparison: sltu, sltui

- · Why not blt, bge, etc?
- Hardware for <, ≥, ... slower than =, ≠
  - Combining with branch involves more work per instruction, requiring a slower clock
  - All instructions penalized!
- beg and bne are the common case
- This is a good design compromise
- Can we design blt, bge using slt and beq/bne?


#### **Example**

$$-1 < +1 \implies $t0 = 1$$


sltu \$t0, \$s0, \$s1 # unsigned


 $+4,294,967,295 > +1 \implies $t0 = 0$ 


### MIPS (Single Cycle) Overview





- What is the role of the Add units?
- Explain the inputs to the data memory unit
- Explain the inputs to the ALU
- Explain the inputs to the register unit
- Which of the above units need a clock?
- What is being saved (latched) on the rising edge of the clock?
   Keep in mind that the latched value remains there for an entire cycle




















# Datapath and the Clock


**STEP 1:** A new instruction is loaded from memory. The control unit sets the datapath signals appropriately so that

- · registers are read,
- · ALU output is generated,
- · data memory is read and
- branch target addresses are computed.

#### STEP 2:

- The register file is updated for arithmetic or lw instructions.
- Data memory is written for a sw instruction.
- The PC is updated to point to the next instruction.

In a single-cycle datapath everything in STEP 1 must complete within one clock cycle.



### **ALU Control**

- · ALU used for
  - Load/Store: F = addBranch: F = subtract
  - R-type: F depends on funct field

ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set-on-less-than
1100	NOR

		R-ty	ре		
0	rs	rt	rd	shamt	funct
31:26	25:21	20:16	15:11	10:6	5:0

- Assume 2-bit ALUOp derived from opcode
  - Combinational logic derives ALU control

opcode	ALUOp	Operation	funct	ALU function	ALU control
lw	00	load word	XXXXXX	add	0010
sw	00	store word	xxxxxx	add	0010
beq	01	branch equal	xxxxxx	subtract	0110
R-type	10	add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
		OR	100101	OR	0001
		set-on-less- than	101010	set-on- less-than	0111

		Load/S	Store
35 or 43	rs	rt	address
31:26	25:21	20:16	15:0

			1.1
4	rs	rt	address
31:26	25:21	20:16	15:0

