# **PASTTREC ASIC** documentation

# Tomasz Fiutowski, Marek Idzik, Dominik Przyborowski, Krzysztof Swientek

Last change: 17 February, 2021

## **Contents**

1	Overview of the PASTTREC ASIC	3
2	Requirements for the front-end electronics	3
3	Front-end architecture  3.1 Preamplifier and 1 <sup>st</sup> shaper stage	
4	Slow control and registers list	8
5	Padring	13

#### **Documentation Conventions**

To aid the readers understanding, a consistent formatting style has been used throughout this manual.

- Internal signals are written using *italic* font.
- External connections names (pads) like supplies use CAPITAL LETTERS only.
- External signals names, however, are in capital letters but using ITALIC font also.
- Configuration elements like register names are written in sans serif font.
- Signals controlled by configuration bits use *slanted sans serif* font.

For numbers the Verilog prefix style is used:

- 'b for binary numbers e.g 'b1010,
- 'h for hexadecimal numbers e.g 'hA7,
- 'd for decimal numbers e.g 'd72,
- no prefix means that the number is in decimal notation.

#### 1 Overview of the PASTTREC ASIC

The PASTTREC is an 8-channel straw tube readout Application Specific Integrated Circuit (ASIC) for  $\overline{P}$ ANDA experiment which name stands for  $\overline{P}$ ANDA Straw Tube Tracker REadout Chip. A block diagram of the ASIC is shown in figure 1.




Figure 1: Block diagram of the PASTTREC ASIC.

#### 2 Requirements for the front-end electronics

For the front-end electronics the most important detector parameters are: a sensor capacitance, a signal amplitude, shape and length, an expected count rate, a front-end electronics noise. These parameters are very similar for both  $\overline{P}ANDA$  straw tube trackers.

The expected straw capacitance depends on the length of straws (varying from 40 to 150 cm) and is in the order of  $\approx 15\,\mathrm{pF/m}$  which gives a maximum capacitance of  $22\,\mathrm{pF}$  for  $150\,\mathrm{cm}$  straw length.

The current signal generated in straw detector has fast (ns range) electron component and slow ( $\mu$ s range) ion movement. For a cylindrical geometry and a point ionization, the signal induced in the detector is described by the following relationship:

$$i(t) = \frac{Q_t}{2\tau \ln\left(\frac{b}{a}\right)} \cdot \frac{1}{a^2 + b^2 \frac{t}{\tau}},\tag{1}$$

where  $Q_t$  is the total charge produced in avalanche, a and b are anode and cathode radii

respectively, and  $\tau$  is the ion collection time given by:

$$\tau = \frac{b^2 p \ln\left(\frac{b}{a}\right)}{2\mu_{ion} V},\tag{2}$$

where p is the filling gas pressure,  $\mu_{ion}$  is the ion mobility and V is the anode to cathode voltage. The total charge produced in the straw depends on the particle specific ionization power and the gas gain. The latter depends on the high voltage applied to the anode wire and is typically in the order of  $10^4$ .

The front-end should provide both the amplitude and time measurements and it should be able to operate at the expected rate of  $800\,\mathrm{kHz/straw}$ . The required position resolution of  $\approx 150\mu m$  translates to the time resolution of the order of 1 ns. The energy loss measurement in a single straw should cover a dynamical range spanned by minimum ionizing pions up to slow protons and kaons resulting in factor 4-5 larger energy deposition. The energy is measured using a Time-over-Threshold (ToT) technique. To operate with the maximum requested rate a Tail Cancellation (TC) of the slow ion signal component is implemented.

The detailed specifications to be met by the front-end are summarized in table 1.

Table 1: The requirements for front-end electronics.

Peaking time	$\leq 10-40\mathrm{ns}$
Double pulse resolution	$\sim 100\mathrm{ns}$
Variable gain	$2-16\mathrm{mV/fC}$
Intrinsic electronic noise	$< 1 \mathrm{fC}$
Straw tube capacitance	$6-25\mathrm{pF}$
Discriminator threshold	$\approx 5\mathrm{fC}$
Max. drift time in STT	$200\mathrm{ns}$
Time resolution	$\sim 1\mathrm{ns}$

#### 3 Front-end architecture

The block diagram of the PASTTREC  $i^{th}$  channel is shown in figure 2. The PASTTREC channel comprises a Charge Sensitive Preamplifier (CSP) with a variable gain and a discharge time constant, a Pole Zero Cancellation (PZC) unit, a second order shaper with a variable peaking time, an ion tail cancellation circuit with trimming, a BaseLine Holder (BLH) to stabilize the baseline, a Leading Edge Discriminator (LED) with Low Voltage Differential Signaling (LVDS) output, and a buffered analog output.

The baseline reference voltage of the front-end is set by  $V_{ref}$  obtained either locally from internal 1V bandgap circuit or externally from pad BGREF (see also figure 1). This setting is controlled by field  $baseline\_sel$  of register  $preamp\_cfg$  described in table 2. Each channel has internal 5-bit DAC for baseline tuning, controlled by fields  $baseline\_trim$ 




Figure 2: Block diagram of the front-end electronics channel.

of registers channel\_0\_cfg – channel\_7\_cfg (see table 2). The descrimination threshold  $V_{th}$  is set with respect to  $V_{ref}$  voltage (see also figure 1), and it is obtained from 7-bit DAC, controlled by field  $global\_threshold$  of register threshold\_cfg described in table 2.

#### 3.1 Preamplifier and $\mathbf{1}^{st}$ shaper stage

A schematic diagram of the CSP, PZC, and the first shaper stage is shown in figure 3. The variable gain of CSP is achieved by the switching feedback capacitance  $C_{fed}$  between




Figure 3: Schematic diagram of CSP, PZC, and first shaper stage.

0.25, 0.5, 1, and  $2\,\mathrm{pF}$  respectively (controlled by field gain of register preamp\_cfg – table 2). The feedback resistance  $R_{fed}$  can be also changed in the range between 100 and  $400\,\mathrm{k}\Omega$  providing various CSP time constants in the range of 25 to 800 ns. The CSP is followed by the PZC circuit matched to the CSP time constant. The PZC capacitor  $C_z$  can be varied in the range of 5 to  $20\,\mathrm{pF}$  while resistor  $R_z$  in the range of 5 to  $40\,\mathrm{k}\Omega$  respectively. The PZC together with the first shaper stage provides a classic CR-RC shaping with a peaking time defined by proper settings of the PZC and the shaper

feedback elements. The shaper output is expressed by the following formula:

$$V_{out}^{1st}(s) \approx \frac{I_{in}(s)}{C_{fed}C_{s_1}R_p} \cdot \frac{s + \frac{1}{C_zR_z}}{s + \frac{1}{C_{fed}R_{fed}}} \cdot \frac{1}{\left(s + \frac{1}{C_{s_1}R_{s_1}}\right)\left(s + \frac{1}{C_z(R_p \parallel R_z)}\right)} \approx \frac{I_{in}(s)}{C_{fed}C_{s_1}R_p} \cdot \frac{1}{\left(s + \frac{1}{\tau_{sh}}\right)^2}.$$
(3)

The time constant  $\tau_{sh}$  can be set to 5, 7.5, 10, or 20 ns (which is controlled by field peaking\_time of register preamp\_cfg from table 2) by changing values of the PZC and the shaper capacitances  $C_z$  and  $C_{s_1}$ . The above formula is obtained by assuming high enough open loop gain and negligible output impedance of the amplifiers and also neglecting resistances and capacitances of the switches. In practice the peaking time is about 10, 15, 20, or 35 ns for the corresponding settings.

#### 3.2 Tail cancellation and $2^{\rm nd}$ shaper stage

The main idea of the tail cancellation circuit was proposed by Boie. The shape of current signal induced in the straw detector, proportional to  $1/(1+t/\tau)$ , is approximated by a linear combination of a few exponential functions with different amplitudes and time constants, as follows:

$$i(t) \propto -Q_t \cdot \frac{1}{1 + \frac{t}{\tau}} \approx -Q_t \sum_{k=1}^{N} A_k \cdot e^{-\alpha_k t},$$
 (4)

where  $A_k$  are amplitudes and  $\alpha_k$  are time constant reciprocals. In the PASTTREC the detector signal is approximated by a sum of two exponents and so two ion tail components are eliminated by the tail cancellation circuit.

Figure 4 presents the implemented TC circuit, together with the second shaper stage, BLH, LED, and the analogue buffer.




Figure 4: Schematic diagram of TC circuit, second shaper stage, BLH, LED, and output analogue buffer.

The TC works in four different modes. In the first one, for operation with straw tubes,

both time constants  $(R_{\tau_1}C_{\tau_1})$  and  $R_{\tau_2}C_{\tau_2}$  are switched on. The second and third ones are active when only one time constant is enabled  $(R_{\tau_1}C_{\tau_1})$  or  $R_{\tau_2}C_{\tau_2}$  respectively), and the last one when the TC is switched off (and replaced by single resistor) providing classic CR-RC<sup>2</sup> shaping.

In order to demonstrate how the tail cancellation circuit works one can apply the output voltage from the first stage of the shaper (eq. 3) to the input of the TC circuit followed by the second stage of shaper, to obtain following formula:

$$V_{out}^{2nd}(s) = -\frac{I_{in}(s)}{C_{fed}C_{s_1}R_p} \cdot \left(s + \frac{1}{\tau_{sh}}\right)^{-3} \cdot \left(\frac{C_{s_2}}{C_{\tau_1}} \frac{1}{s + \frac{1}{R_{\tau_1}C_{\tau_1}}} + \frac{C_{s_2}}{C_{\tau_2}} \frac{1}{s + \frac{1}{R_{\tau_2}C_{\tau_2}}}\right)^{-1}.$$
 (5)

Now, inserting the exact form of the detector current with the first two exponents only (N=2 in eq. 4) results in the following form in Laplace domain:

$$I_{in}(s) = -Q_t \left( \frac{A_1}{s + \alpha_1} + \frac{A_2}{s + \alpha_2} \right). \tag{6}$$

Finally the following formula for the output voltage can be obtained:

$$V_{out}^{2nd}(s) = \frac{Q_t}{C_{fed}C_{s_1}R_p} \cdot \left(s + \frac{1}{\tau_{sh}}\right)^{-3} \cdot \left(\frac{C_{s_2}}{C_{\tau_1}} \frac{1}{s + \frac{1}{R_{\tau_1}C_{\tau_1}}} + \frac{C_{s_2}}{C_{\tau_2}} \frac{1}{s + \frac{1}{R_{\tau_2}C_{\tau_2}}}\right)^{-1} \cdot \left(\frac{A_1}{s + \alpha_1} + \frac{A_2}{s + \alpha_2}\right). \tag{7}$$

The above equation shows that with a proper choice of the ratio of  $C_{\tau_1}$  and  $C_{\tau_2}$ , proportional to the ratio of the amplitudes  $A_2$  and  $A_1$ , and setting the time constants of the TC circuit to the corresponding parameters  $\alpha_k$ , a complete ion tail elimination can be achieved. Especially when:

$$A_k = \frac{C_{s_2}}{C_{\tau_k}}, \alpha_k = \frac{1}{R_{\tau_k} C_{\tau_k}},\tag{8}$$

the formula for the output voltage simplifies to a classical second order pseudo-gaussian shaping as follows:

$$V_{out}^{2nd}(s) = \frac{Q_t}{C_{fed}C_{s_1}R_p} \cdot \left(s + \frac{1}{\tau_{sh}}\right)^{-3} \tag{9}$$

However, the ion tail approximated with equation 4 depends on the parameters  $A_k$  and  $\alpha_k$  which differ for various gas mixtures or pressure. For this reason, each tail cancellation circuit element (two resistors and two capacitors) can be trimmed by 3-bit DACs providing in total 4096 various settings of the TC time constants (register tail\_cancel\_1\_cfg in table 2) in the ranges of 18-511 ns  $(R_{\tau_1}C_{\tau_1}$  controlled by fields  $tc1\_c$ ,  $tc1\_r$ ) and 3-43 ns  $(R_{\tau_2}C_{\tau_2}$  controlled by fields  $tc2\_c$ ,  $tc2\_r$ ) respectively. This feature allows the proposed front-end ASIC to work for a wide range of gaseous detectors. Moreover, enabling only one time constant makes this design useful for applications using avalanche photodiodes and also for standard semiconductor detector applications if the TC circuit is switched off.

## 4 Slow control and registers list

At the very beginning, before any slow control command chip should be reseted because there is no power-on reset in the ASIC. Reset sets all internal registers to their default values shown in register description in table 2. Reset signal is active low and synchronous, therefore clock signal have to be active during the whole reset sequence. It may last any number (at least one) of clock cycles but when removed during next 5 clock cycles chip is still internally in reset, so the user should wait at least 6 clock cycles before sending any command.

When reset is done chip can be programmed by slow control commands which has the form:

$$Header[3:0] \mid Address[1:0] \mid R/\overline{W} \mid RegNo[3:0] \mid RegData[7:0]$$
 (10)

where header is constant and equal 'b1010. Timing diagram of the command is shown in figure 5. Mode detailed one, with all data blocks expanded to individual bits, is presented in top part of the figure 6 (page 9). The ASIC samples its inputs and send data out on rising clock edge, so at this clock edge value on the SIN pad should be stable. On the other hand data should be read by the receiver at the falling clock edge.





Figure 5: Slow control command; for more detailed diagram see figure 6 on page 9

The command is executed only if value in field *Address* is equal the chip ID defined via input pads *ID*. However, the commands with different addresses are still tracked to avoid collisions during communication with several chips. The ASIC waits for a header only when the previous command was ended regardless of received *Address*.

The ASIC receiving correct Address sends the value of register RegNo through the output SOUT. If the bit  $R/\overline{W}$  is zero the register RegNo is also written with the new value RegData. In the opposite case (bit  $R/\overline{W}$  is one) the chip only sends out the current register value.

Output pad SOUT is in the high impedance state all the time except the chip is transmitting data. Data buffer at SOUT pad is turn on when the last bit of RegNo is sampled. The first bit send by the buffer is zero and should be ignored. This clock cycle gives the output LVDS time to start avoiding data distortion. Then, register contents is send (8 bits) and after that the buffer is still active during next 3 clock cycles. As a result, to be sure that the buffer is off, at least 5 zeros should follow the register data (RegData).

Taking into account all clock cycles necessary to inactivate output buffers a single command is 23 bits long. However if many commands have to be sent sequentially they may be partially pipelined (see bottom part of the figure 6). The following command






Figure 6: Detailed diagrams of slow control command; top – single command; bottom – two pipelined commands. Legend: Ax - chip ID,  $R/\overline{W} - \text{read/write bit}$ , Rx - register number, Dx - register data.

may start almost just after register data of the previous one. Only a single separation bit of value zero is needed. This scheme will work even when several different chips are programmed in a single command train. At the end of the train at least 5 zeros should send to turn off the output buffer.

Table 2: Chip registers.

Addr	Name	Bit	Γable 2: Chip regi Bit Name	Description
'h0	preamp_cfg		reset value	'h10
		7:5		Reserved
		4	baseline_sel	Baseline control selection
				• $0 - V_{ref} = BGREF$ (external
				pad)
				• 1 - $V_{ref} = 1  \text{V}$ (internal
				bandgap)
		3:2	gain	Front-end gain selection
				• $^{\prime}b00 - 4\mathrm{mV/fC}$
				• $^{\prime}b01 - 2\mathrm{mV/fC}$
				• 'b10 – 1 mV/fC
				• 'b11 – 0.67 mV/fC
		1:0	   peaking_time	Front-end peaking time selection
		1.0	poar8=0	• 'b00 – 10 ns
				• 'b01 – 15 ns
				• 'b10 – 20 ns
				• 'b11 – 35 ns
'h1	tail_cancel_1_cfg		reset value	'h00
		7:6		Reserved
		5:3	tc1_c	First tail cancelation filter capaci-
				tance
				• 'b000 – 6.0 pF
				$\bullet$ 'b $001-7.5\mathrm{pF}$
				• 'b010 – 9.0 pF
				• 'b011 – 10.5 pF
				• 'b100 – 12.0 pF
				• 'b101 – 13.5 pF
				• 'b110 – 15.0 pF
				• 'b111 – 16.5 pF
				Continued on next page

Table 2 – continued from previous page

Addr Name Bit Bit Name				<u>-</u>
Addr	Name			Description
		2:0	tc1_r	First tail cancelation filter resistance $ \begin{tabular}{l} \bullet \begin{tabular}{l} `b000 - 3  k\Omega \\ \bullet \begin{tabular}{l} \bullet \begin{tabular}{l} `b001 - 7  k\Omega \\ \bullet \begin{tabular}{l} \bullet \begin{tabular}{l} `b010 - 11  k\Omega \\ \bullet \begin{tabular}{l} \bullet \begin{tabular}{l} `b100 - 19  k\Omega \\ \bullet \begin{tabular}{l} \bullet \begin{tabular}{l} `b101 - 23  k\Omega \\ \bullet \begin{tabular}{l} \bullet \begin{tabular}{l} `b111 - 31  k\Omega \\ \end{tabular} $
'h2	tail_cancel_2_cfg		reset value	'h00
		7:6	_	Reserved
		5:3	tc2_c	Second tail cancelation filter capac-
				itance
				• 'b000 – 0.60 pF
				• 'b001 – 0.75 pF
				• 'b010 - 0.90 pF
				• 'b011 - 1.05 pF
				<ul> <li>'b100 - 1.20 pF</li> <li>'b101 - 1.35 pF</li> </ul>
				• 'b110 – 1.50 pF
				• 'b111 – 1.65 pF
		2:0	tc2_r	Second tail cancelation filter resistance
				• 'b $000 - 5 \mathrm{k}\Omega$
				• 'b001 - $8 \text{ k}\Omega$
				• ' $b010 - 11 \mathrm{k}\Omega$
				• 'b011 - 14 k $\Omega$
				<ul> <li>'b100 − 17 kΩ</li> </ul>
				<ul> <li>'b101 − 20 kΩ</li> </ul>
				• ${}^{\prime}b110 - 23 \mathrm{k}\Omega$
				• 'b111 $-26 \mathrm{k}\Omega$
'h3	threshold_cfg		reset value	'h08
	3 - 2 6	7		Reserved
			1	Continued on next page

Table 2 - continued from previous page

Addr	Name	Bit	Bit Name	Description
		6:0	global_threshold	Global setting which defines
				threshold for all channels with
				respect to $V_{ref}$ ; its value changes
				from $V_{ref}$ to $V_{ref} + 254$ mV with
				m step~2mV
'h4	channel_0_cfg		reset value	'h0F
		7:5		Reserved
		4:0	baseline_trim[0]	Channel 0 baseline trimming DAC;
				range $\pm 30 \mathrm{mV}$ with step $2 \mathrm{mV}$ ,
				where MSb is the sign
'h5	channel_1_cfg		reset value	'h0F
		7:5	_	Reserved
		4:0	baseline_trim[1]	Channel 1 baseline trimming DAC;
				range $\pm 30 \mathrm{mV}$ with step $2 \mathrm{mV}$ ,
				where MSb is the sign
'h6	channel_2_cfg		reset value	'h0F
		7:5	_	Reserved
		4:0	baseline_trim[2]	Channel 2 baseline trimming DAC;
				range $\pm 30 \mathrm{mV}$ with step $2 \mathrm{mV}$ ,
				where MSb is the sign
'h7	channel_3_cfg		reset value	'h0F
		7:5		Reserved
		4:0	baseline_trim[3]	Channel 3 baseline trimming DAC;
				range $\pm 30 \mathrm{mV}$ with step $2 \mathrm{mV}$ ,
11.0				where MSb is the sign
'h8	channel_4_cfg		reset value	'h0F
		7:5		Reserved
		4:0	baseline_trim[4]	Channel 4 baseline trimming DAC;
				range ±30 mV with step 2 mV,
,l <sub>2</sub> O	ahammal E afa		magat real	where MSb is the sign
'h9	channel_5_cfg	7.5	reset value	'h0F Reserved
		7:5	hasalina trim[E]	
		4:0	baseline_trim[5]	Channel 5 baseline trimming DAC;
				range ±30 mV with step 2 mV,
'hA	channel_6_cfg		reset value	where MSb is the sign 'h0F
IIA	CHAIIHEL_U_CIB	7:5		Reserved
		4:0	 baseline_trim[6]	Channel 6 baseline trimming DAC;
		4.0	Dascinic_triin[0]	range $\pm 30 \mathrm{mV}$ with step $2 \mathrm{mV}$ ,
				where MSb is the sign
				Continued on next page
				Continued on next page

Table 2 – continued from previous page

Addr	Name	Bit	Bit Name	Description
'hB	channel_7_cfg		reset value	'h0F
		7:5		Reserved
		4:0	baseline_trim[7]	Channel 7 baseline trimming DAC;
				range $\pm 30 \mathrm{mV}$ with step $2 \mathrm{mV}$ ,
				where MSb is the sign
'hC	reserved_cfg		reset value	'h00
		7:0		A register without any function
'hD	lvds_cfg		reset value	'h05
		7:3		Reserved
		2:0	lvds_dac	Nonlinear biasing DAC for LVDS
				drivers; range $35 \mu\text{A} - 4\text{mA}$ ; default
				value corresponds to $3.4\mathrm{mA}$

# 5 Padring

The pad ring of the ASIC is shown in figure 7. A reference number has been assigned to each pad. The numbering starts in the upper left corner of the die and runs counterclockwise. The tables 3, 4, 5, and 6 describe all the pads. The pad coordinates refer to the centre of the pad opening. The origin of the coordinate system is defined by the lower left chip corner (0,0). The die size is  $1940 \,\mu\text{m} \times 2590 \,\mu\text{m}$ .

Table 3: Front Pads.

No	Pin name	Coordinates		Type	Description				
		$\mathbf{x} [\mu m]$	$\mathbf{y} [\mu m]$						
	From TOP								
1	TEST[0]	53.25	2150.425	input	Analogue; input of test signal for				
					even channels				
2	IN[0]	53.25	1950.425	input	Analogue; input of channel [0]				
3	IN[1]	53.25	1750.425	input	Analogue; input of channel [1]				
4	IN[2]	53.25	1550.425	input	Analogue; input of channel [2]				
5	IN[3]	53.25	1350.425	input	Analogue; input of channel [3]				
6	IN[4]	53.25	1150.425	input	Analogue; input of channel [4]				
7	IN[5]	53.25	950.425	input	Analogue; input of channel [5]				
8	IN[6]	53.25	750.425	input	Analogue; input of channel [6]				
9	IN[7]	53.25	550.425	input	Analogue; input of channel [7]				
10	TEST[1]	53.25	350.425	input	Analogue; input of test signal for				
					odd channels				

Table 4: Bottom Pads.

No	Pin name	Coordinates		Type	Description
		$\mathbf{x} \ [\mu m]$	$\mathbf{y} [\mu m]$		
11	VDDR	289.5	47.5	ESD	Analogue; ESD power
					supply
12	VDDA	390	47.5	power	Analogue; power supply
13	GND	490	47.5	power	Analogue; ground
14	VDDA	620	47.5	power	Analogue; power supply
15	GND	720	47.5	power	Analogue; ground
16	VDDA	850	47.5	power	Analogue; power supply
17	GND	950	47.5	power	Analogue; ground
18	VDD	1185.775	47.5	power	Digital; power supply
19	GND	1285.775	47.5	power	Digital; ground
20	ID[0]	1385.775	47.5	CMOS in	Digital; chip address [0]
21	ID[1]	1485.775	47.5	CMOS in	Digital; chip address [1]
22	$SIN_{-}P$	1585.775	47.5	LVDS in	Digital; slow control input
					positive
23	$SIN_{-}N$	1685.775	47.5	LVDS in	Digital; slow control input
					negative
24	VDDR	1785.775	47.5	ESD	Digital; ESD power supply

Table 5: Backside Pads.

No	Pin name	Coordinates		Type	Description					
		$\mathbf{x} [\mu m]$	$\mathbf{y} [\mu m]$							
	From BOTTOM									
25	GND	1886.775	142.85	power	Digital; ground					
26	$SOUT\_N$	1886.775	342.85	LVDS out	Digital; slow control output nega-					
					tive					
27	$SOUT\_P$	1886.775	442.85	LVDS out	Digital; slow control output posi-					
					tive					
28	$OUTD\_N[7]$	1886.775	542.85	LVDS out	Digital; discriminator output nega-					
					tive [7]					
29	OUTA[7]	1649.75	583.7	analogue out	Analogue; front-end output [7]					
30	$OUTD_{-}P[7]$	1886.775	642.85	LVDS out	Digital; discriminator output posi-					
					tive [7]					
31	$OUTD_{-}N[6]$	1886.775	742.85	LVDS out	Digital; discriminator output nega-					
					tive [6]					
			Contir	nued on next pa	ige					

Table 5 – continued from previous page

TN.T	No Pin name Coordinates Type Description									
No	Pin name			Type	Description					
		$\mathbf{x} [\mu m]$	$\mathbf{y} [\mu m]$							
32	OUTA[6]	1649.75	783.7	analogue out	Analogue; front-end output [6]					
33	$OUTD_{-}P[6]$	1886.775	842.85	LVDS out	Digital; discriminator output posi-					
					tive [6]					
34	$OUTD_{-}N[5]$	1886.775	942.85	LVDS out	Digital; discriminator output nega-					
					tive [5]					
35	OUTA[5]	1649.75	983.7	analogue out	Analogue; front-end output [5]					
36	$OUTD_P[5]$	1886.775	1042.85	LVDS out	Digital; discriminator output posi-					
					tive [5]					
37	$OUTD_{-}N[4]$	1886.775	1142.85	LVDS out	Digital; discriminator output nega-					
					tive [4]					
38	OUTA[4]	1649.75	1183.7	analogue out	Analogue; front-end output [4]					
39	$OUTD_P[4]$	1886.775	1242.85	LVDS out	Digital; discriminator output posi-					
		1000.110	1212.00	LVDS out	tive [4]					
40	$OUTD_N[3]$	1886.775	1342.85	LVDS out	Digital; discriminator output nega-					
40		1000.770	1942.00		tive [3]					
41	OUTA[9]	1649.75	1383.7	analogue out	' ' '					
	OUTA[3]			analogue out	Analogue; front-end output [3]					
42	$OUTD_{-}P[3]$	1886.775	1442.85	LVDS out	Digital; discriminator output posi-					
40		1000 775	1540.05	LUDG	tive [3]					
43	$OUTD_{-}N[2]$	1886.775	1542.85	LVDS out	Digital; discriminator output nega-					
	0.1177.4[2]	1010	4500 -		tive [2]					
44	OUTA[2]	1649.75	1583.7	analogue out	Analogue; front-end output [2]					
45	$OUTD_{-}P[2]$	1886.775	1642.85	LVDS out	Digital; discriminator output posi-					
					tive [2]					
46	$OUTD_{-}N[1]$	1886.775	1742.85	LVDS out	Digital; discriminator output nega-					
					tive [1]					
47	OUTA[1]	1649.75	1783.7	analogue out	Analogue; front-end output [1]					
48	$OUTD\_P[1]$	1886.775	1842.85	LVDS out	Digital; discriminator output posi-					
					tive [1]					
49	$OUTD_N[0]$	1886.775	1942.85	LVDS out	Digital; discriminator output nega-					
					tive [0]					
50	OUTA[0]	1649.75	1983.7	analogue out	Analogue; front-end output [0]					
51	$OUTD_{-}P[0]$	1886.775	2042.85	LVDS out	Digital; discriminator output posi-					
		10001110			tive [0]					
52	GND	1886.775	2441.85	power	Digital; ground					
32		1000.110		-	2181001, 8100110					
	TOP of the ASIC									

15

Table 6: Top Pads.

No	Pin name	Coordi	nates	Type	Description				
		$\mathbf{x} [\mu m]$	$\mathbf{y} \ [\mu m]$						
$From \ RIGHT$									
53	VDDR	1785.775	2537.5	ESD	Digital; ESD power supply				
54	$RSTN\_N$	1685.775	2537.5	LVDS in	Digital; reset input nega-				
					tive				
55	$RSTN\_P$	1585.775	2537.5	LVDS in	Digital; reset input posi-				
					tive				
56	$CLK_{-}N$	1485.775	2537.5	LVDS in	Digital; clock input nega-				
					tive				
57	$CLK_{-}P$	1385.775	2537.5	LVDS in	Digital; clock input posi-				
					tive				
58	GND	1285.775	2537.5	power	Digital; ground				
59	VDD	1185.775	2537.5	power	Digital; power supply				
60	BGREF	1055	2537.5	analogue in	Analogue; external base-				
					line input				
61	GND	950	2537.5	power	Analogue; ground				
62	VDDA	850	2537.5	power	Analogue; power supply				
63	GND	720	2537.5	power	Analogue; ground				
64	VDDA	620	2537.5	power	Analogue; power supply				
65	GND	490	2537.5	power	Analogue; ground				
66	VDDA	390	2537.5	power	Analogue; power supply				
67	VDDR	289.5	2537.5	ESD	Analogue; ESD power				
					supply				




Figure 7: Pad layout of the PASTTREC ASIC.