

An
Project report on
Sequence Detector(111)
Using Verilog

1. Introduction

Finite State Machine (FSM) is widely used in digital design to detect specific bit patterns. In this project, a Moore FSM is implemented using Verilog to detect the sequence "111" in a serial input stream. The design is simulated and verified using a testbench, and RTL schematic is generated to confirm correct synthesis.

2. Objective

- To design a **non-overlapping sequence detector** for detecting the bit sequence 111.
- To implement the FSM using **Verilog HDL**.
- To simulate the design using a testbench.
- To verify the results with **waveform output** and **RTL schematic**.

3.Theory:

A sequence detector can be designed using **FSM (Finite State Machine)**. Two common types of FSM are **Moore** and **Mealy**. In a **Moore machine**, the output depends only on the current state.

For detecting 111, four states are used:

S0 → No 1 detected

S1 → One 1 detected

S2 → Two consecutive 1s detected


S3 → Three consecutive 1s detected → output $z=1$

Since it is a **non-overlapping detector**, once 111 is detected, the FSM resets back to S0.

4. Design Methodology

- The FSM is described using **Verilog HDL**.
- `always` block with `posedge clk` is used for **state transition**.
- `case` statement is used to describe **next state logic**.
- Output `z` is asserted 1 only in **S3** state

3.2 Verilog Code (RTL):




```
1 timescale 1ns / 1ps
2 //////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 20.08.2025 22:42:41
7 // Design Name:
8 // Module Name: Sequence_detector
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21
22
23 module Sequence_detector(
24     input clk,x,reset,
25     output reg z
26 );
27     parameter S0=2'b00, // No '1'
28             S1=2'b01, // 1 consecutive '1'
29             S2=2'b10, // 2 consecutive '1's
30             S3=2'b11; // 3 consecutive '1's detected
31
32     reg [1:0] state, next_state;
33
34     // State transition
35     always @(posedge clk or posedge reset) begin
36         if (reset)
37             state <= S0;
38         else
39             state <= next_state;
40     end
41
42     // Next state logic
43     always @(*) begin
44         case(state)
45             S0: next_state = (x) ? S1 : S0;
46             S1: next_state = (x) ? S2 : S0;
47             S2: next_state = (x) ? S3 : S0;
48             S3: next_state = (x) ? S0 : S0; // non-overlap -> reset
49             default: next_state = S0;
50         endcase
51     end
52
53     // Output logic (Moore FSM)
54     always @(*) begin
55         case(state)
56             S3: z = 1;
57             default: z = 0;
58         endcase
59     end
60 endmodule
61
```

4. Testbench Code:


```
Project Summary x Schematic x Sequence_detector.v x sequence_detector_tb.v x
K:/sequence_detector_2/sequence_detector_2/srcs/sim_1/new/sequence_detector_tb.v

11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module sequence_detector_tb;
24   reg x,clk,reset;
25   wire z;
26   initial
27     clk=1'b0;
28     always #5 clk=~clk;
29     Sequence_detector dut(.x(x), .clk(clk), .reset(reset), .z(z));
30   initial begin
31     #10 reset=1;
32     #10 x=1;
33     #10 reset=0;
34     #10 x=0; #10 x=1 ; #10 x=1; #10 x=0;
35     #10 x=0; #10 x=0 ; #10 x=1; #10 x=0;
36     #10 x=0; #10 x=1 ; #10 x=1; #10 x=1;
37     #10 $finish;
38   end
39
40 endmodule
41
```

5.2 RTL Schematic:



5.3 Simulation Result:



6. Conclusion

The design of a non-overlapping sequence detector for 111 was successfully implemented in Verilog. Simulation verified that the detector works correctly and generates output z=1 whenever the sequence 111 is encountered. This project demonstrates the application of FSM in digital circuit design using Verilog HDL.