#### An

#### Project report on

# Sequence Detector(111) Using Verilog

#### 1. Introduction

Finite State Machine (FSM) is widely used in digital design to detect specific bit patterns. In this project, a Moore FSM is implemented using Verilog to detect the sequence "111" in a serial input stream. The design is simulated and verified using a testbench, and RTL schematic is generated to confirm correct synthesis.

#### 2. Objective

- To design a **non-overlapping sequence detector** for detecting the bit sequence 111.
- To implement the FSM using **Verilog HDL**.
- To simulate the design using a testbench.
- To verify the results with waveform output and RTL schematic.

#### 3. Theory:

A sequence detector can be designed using **FSM** (**Finite State Machine**). Two common types of FSM are **Moore** and **Mealy**. In a **Moore machine**, the output depends only on the current state.

For detecting 111, four states are used:

 $S0 \rightarrow No 1 detected$ 

 $S1 \rightarrow One 1 detected$ 

 $S2 \rightarrow$  Two consecutive 1s detected

S3  $\rightarrow$  Three consecutive 1s detected  $\rightarrow$  output z=1

Since it is a **non-overlapping detector**, once 111 is detected, the FSM resets back to so.

#### 4. Design Methodology

- he FSM is described using **Verilog HDL**.
- always block with posedge clk is used for state transition.
- case statement is used to describe next state logic.
- Output z is asserted 1 only in **S3** state


#### 3.2 Verilog Code (RTL):

```
Project Summary × Schematic × Sequence_detector.v × sequence_detector_tb.v ×
 K:/sequence_detector_2/sequence_detector_2.srcs/sources_1/new/Sequence_detector.v
 'timescale Ins / ips
       // Create Date: 20.08.2025 22:42:41
       // Design Name:
// Module Name: Sequence_detector
23 module Sequence detector(
24 input olk,x,reset,
25 output reg z
26 );
27 parameter 50%2'b00,
28 s12"b10,
29 s22"b10,
3838"b11;
            );
parameter 80=2'b00, // No '1'
81=2'b01, // 1 consecutive '1'
82=2'b10, // 2 consecutive '1's
83=2'b11; // 3 consecutive '1's detected
Project Summary × Schematic × Sequence_detector.v × sequence_detector_tb.v ×
 K:/sequence_detector_2/sequence_detector_2.srcs/sources_1/new/Sequence_detector.v
 reg [1:0] state, next_state;
33 reg [1 33 34 // Sta 35 0 always 35 0 if 37 36 0 if 37 39 0 end 41 42 // Nex 44 0 ca 44 5 46 46 47 48 50 0 end 51 0 end 51 0 end 51 0 end 61 50 0 end 60 0 end 60 0 end 60 0 end 61 1
       // State transition
always 8(posedge clk or posedge reset) begin
   if (reset)
        state <= 80;
        else
        state <= next_state;
end</pre>
                                                               // non-overlap -> reset
           default: z = 0;
           endcase
```


## 4. Testbench Code:

```
Project Summary × Schematic × Sequence_detector.v × sequence_detector_tb.v
K:/sequence_detector_2/sequence_detector_2.srcs/sim_1/new/sequence_detector_tb.v
Q 📓 ← * X 🖺 🖎 // 🖩 🗘
11 // Tool Versions:
12 // Description:
14 // Dependencies:
15 //
16
17
    // Revision:
// Revision 0.01 - File Created
19
21
22
23 pmodule sequence_detector_tb;
24 reg x,clk,reset;
25 wire z;
26 initial
27 \( \text{clk=1'b0;} \)
28 | always #5 clk=~clk;
29 | Sequence_detector dut(.x(x), .clk(clk), .reset(reset), .z(z));
30 | initial begin
31  #10 reset=1;
32  #10 x=1;
33 | #10reset=0;
34 | #10 x=0; #10 x=1; #10 x=1; #10 x=0;
38 🖨 end
40 endmodule
41
Tcl Console Messages
                    Log
                               Reports
                                          Design Runs
```

## **5.2 RTL Schematic:**



## **5.3 Simulation Result:**



#### 6. Conclusion

The design of a non-overlapping sequence detector for 111 was successfully implemented in Verilog. Simulation verified that the detector works correctly and generates output z=1 whenever the sequence 111 is encountered. This project demonstrates the application of FSM in digital circuit design using Verilog HDL.