PROJECT IITB_RISC

E KRITHEESH (200070018)

AKSHAY VERMA (200070005)

ANKITH R (200070006)


GOWTHAM S (20D070031)


HARDWARE FLOW CHARTS

ADD:

$$\begin{array}{c} IR_{11\text{-}9} \rightarrow RF_A1 \\ IR_{8\text{-}6} \rightarrow RF_A2 \\ IR_{5\text{-}3} \rightarrow RF_A3 \\ RF_D1 \rightarrow T1 \\ RF_D2 \rightarrow T2 \\ PC \rightarrow ALU_A \\ +1 \rightarrow ALU_B \\ ALU_OUT \rightarrow PC \\ \\ \hline \\ T1 \rightarrow ALU_A \\ T2 \rightarrow ALU_B \\ ALU_OUT \rightarrow RF_D3 \\ PC \rightarrow MEM_A \\ MEM_D \rightarrow IR \\ \\ \end{array}$$

ADC:





ADL:


$$\begin{array}{c} \mathsf{IR}_{11\text{-}9} \to \mathsf{RF}_\mathsf{A1} \\ \mathsf{IR}_{8\text{-}6} \to \mathsf{RF}_\mathsf{A2} \\ \mathsf{IR}_{5\text{-}3} \to \mathsf{RF}_\mathsf{A3} \\ \mathsf{RF}_\mathsf{D1} \to \mathsf{T1} \\ \mathsf{RF}_\mathsf{D2} \to \mathsf{T2} \\ \mathsf{PC} \to \mathsf{ALU}_\mathsf{A} \\ +1 \to \mathsf{ALU}_\mathsf{B} \\ \mathsf{ALU}_\mathsf{OUT} \to \mathsf{PC} \\ \\ \hline \\ \mathsf{T1} \to \mathsf{ALU}_\mathsf{A} \\ \mathsf{T2} \to \mathsf{S1} \to \mathsf{ALU}_\mathsf{B} \\ \mathsf{ALU}_\mathsf{OUT} \to \mathsf{RF}_\mathsf{D3} \\ \mathsf{PC} \to \mathsf{MEM}_\mathsf{A} \\ \mathsf{MEM}_\mathsf{D} \to \mathsf{IR} \\ \end{array}$$

ADI:


NDU:

$$\begin{array}{c} \mathsf{IR}_{11\text{-}9} \to \mathsf{RF_A1} \\ \mathsf{IR}_{8\text{-}6} \to \mathsf{RF_A2} \\ \mathsf{IR}_{5\text{-}3} \to \mathsf{RF_A3} \\ \mathsf{RF_D1} \to \mathsf{T1} \\ \mathsf{RF_D2} \to \mathsf{T2} \\ \mathsf{PC} \to \mathsf{ALU_A} \\ +1 \to \mathsf{ALU_B} \\ \mathsf{ALU_OUT} \to \mathsf{PC} \\ \\ \hline \\ & & \\$$

NDC:



NDZ:




LHI:

$$\begin{array}{c} \text{IR}_{11\text{-}9} \rightarrow \text{RF_A3} \\ \text{IR}_{8\text{-}0} \rightarrow \text{S7} \rightarrow \text{RF_D3} \\ \text{PC} \rightarrow \text{ALU_A} \\ +1 \rightarrow \text{ALU_B} \\ \text{ALU_OUT} \rightarrow \text{PC} \\ \\ \hline \\ \text{PC} \rightarrow \text{MEM_A} \\ \text{MEM_D} \rightarrow \text{IR} \end{array}$$


LW:

$$\begin{array}{c|c} IR_{11-9} \rightarrow RF_A3 \\ IR_{8-6} \rightarrow RF_A1 \\ IR_{5-0} \rightarrow SE16 \rightarrow T2 \\ PC \rightarrow ALU_A \\ +1 \rightarrow ALU_B \\ ALU_OUT \rightarrow PC \\ \\ \hline \\ PC \rightarrow MEM_A \\ MEM_D \rightarrow IR \\ T2 \rightarrow ALU_B \\ RF_D1 \rightarrow ALU_A \\ ALU_OUT \rightarrow T1 \\ \hline \\ \hline \\ T1 \rightarrow MEM_A \\ MEM_D \rightarrow RF_D3 \\ \\ \end{array}$$


SW:




LM:




SM:




JRI:




JLR:




JAL:



BEQ:




DATAPATH




CONTROL WORD DECODER

$\mathsf{MEM}_{-}\mathsf{A}$




USAGE IN FLOWCHART	EXAMPLE STATE	CONTROL BITS (PQR)
PC → MEM_A	S4	000
$RF_D2 \rightarrow PC$, MEM_A	S21	001
T1 → MEM_A	S26	010
T2 → MEM_A	S10	100
NONE	S8	110

SIG_MEM_A[1]	$P.ar{Q}.ar{R}+ar{P}.ar{Q}.R$
SIG_MEM_A[2]	Q+R
SIG_MEM_A[3]	$ar{P}.ar{Q}+ar{Q}.ar{R}+ar{P}.ar{R}$




USAGE IN FLOWCHART	EXAMPLE STATE	CONTROL BITS (PQ)
$MEM_D \rightarrow IR$	S4	00
$MEM_D \rightarrow RF_D3$	S17	01
$RF_D2 \rightarrow MEM_D$	S15	10
NONE	S1	11

SIG_MEM_DIN[1]	$P.ar{Q}$
SIG_MEM_DOUT[2]	Q
SIG_MEM_DOUT[3]	$ar{P}$




USAGE IN FLOWCHART	EXAMPLE STATE	CONTROL BITS (PQR)
RF_D1 → T1	S5	011
T1 → ALU_A	S2	001
ALU_OUT → T1	S27	100
T1 → MEM_A	S17	010
T1 → RF_D3	S23	101
T1 \rightarrow PC, MEM_A	S26	110
NONE	S25	000

SIG_T1_1[1]	$P.ar{Q}.ar{R}$
SIG_T1_1[2]	$P.ar{Q}.ar{R}+ar{P}.Q.R$
SIG_T1_2[3]	Q xor R
SIG_T1_2[4]	P(Q xor R)
SIG_T1_2[5]	$\bar{P}(Q x or R)$




USAGE IN FLOWCHART	EXAMPLE STATE	CONTROL BITS (PQR)
$RF_D2 \rightarrow T2$	S5	001
T2 → ALU_B	S2	010
T2 → S	S6	011
SE16 → T2	S7	100
IR8-0 → T2	S8	110
$T2 \rightarrow S1 \rightarrow T2$	S9	101
T2 → MEM_A, ALU_A	S10	111
ALU_OUT → T2		
NONE	S3	000

SIG_T2_1[1]	P. Q
SIG_T2_1[2]	$P + \bar{Q}.R$
SIG_T2_2[3]	$\bar{P}.Q + Q.R + P.R$
SIG_T2_2[4]	(P xor Q)R
SIG_T2_1[5]	$P(Q \ xnor \ R)$



USAGE IN FLOWCHART	EXAMPLE STATE	CONTROL BITS (PQR)
PC → ALU_A	S1	110
$ALU_OUT \rightarrow PC$		
PC → MEM_A	S2	010
PC → ALU_A	S22	011
ALU_OUT → PC	S19	001
T1 → PC	S26	100
$RF_D2 \rightarrow PC$	S21	101
NONE	S5	000


SIG_PC_1[1]	$\bar{P}.\bar{Q}.R+P.Q.\bar{R}$
SIG_PC_1[2]	$P.ar{R}+ar{Q}.R$
SIG_PC_2[3]	$\bar{P}.Q+Q.\bar{R}$
SIG_PC_2[4]	$ar{P}.Q.ar{R}$



USAGE IN FLOWCHART	EXAMPLE STATE	CONTROL BITS (PQRS)
IR11-9 → RF_A1	S5	0001
IR8-6 → RF_A2		
IR5-3 → RF_A3		
$MEM_D \rightarrow IR$	S4	0010
IR11-9 → RF_A1	S7	0011
IR8-6 → RF_A2		
IR5-0 \rightarrow SE16 \rightarrow T2		
IR11-9 → RF_A3	S12	0100
$IR8-0 \rightarrow S7 \rightarrow RF_D3$		
IR11-9 → RF_A1	S8	0110
IR8-0 → T2		
IR11-9 → RF_A1	S18	0111
IR8-0 \rightarrow SE16 \rightarrow T2		
IR11-9 → RF_A3	S20	1000
IR8-6 → RF_A2		
IR11-9 → RF_A3	S22	1001
IR8-0 \rightarrow SE16 \rightarrow T2		
IR11-9 → RF_A2	S13	1011
IR8-6 → RF_A1		
IR5-0 \rightarrow SE16 \rightarrow T2		
NONE	S17	0000


SIG_IR_1[1]	$P + \bar{Q}.S + Q.R$
SIG_IR_1[2]	$\bar{P}.\bar{Q}.S+\bar{Q}.R.S+\bar{P}.Q.R$
SIG_IR_2[3]	$\bar{P}.\bar{Q}.S + \bar{Q}.R.S + \bar{P}.Q.R.\bar{S}$
SIG_IR_4[4]	$P.ar{Q}.ar{R}+ar{P}.Q.ar{R}.ar{S}$
SIG_IR_4[5]	$\bar{Q}.\bar{R}.S + P.\bar{Q}.\bar{R} + \bar{P}.Q.\bar{R}.\bar{S}$
SIG_IR_3[6]	$ar{P}.ar{Q}.ar{R}.S$

RF_D3



USAGE IN FLOWCHART	EXAMPLE STATE	CONTROL BITS (PQ)
MEM_D → RF_D3	S10	11
ALU_OUT → RF_D3	S21	01
$T1 \rightarrow RF_D3$	S23	00
NONE	S4	10

SIG_RF_D3[1]	Q
SIG_RF_D3[2]	$ar{P}.~Q$
SIG_RF_D3[3]	$\bar{P}+Q$



USAGE IN FLOWCHART	EXAMPLE STATE	CONTROL BITS (PQRS)
PC → ALU_A	S1	0000
+1 → ALU_B		
ALU_OUT → PC		
T1 → ALU_A	S2	0001
T2 → ALU_B		
ALU_OUT → RF_D3		
T2 → ALU_B	S27	0011
$RF_D1 \rightarrow ALU_A$		
ALU_OUT → T1		
$T1 \rightarrow MEM_A$, ALU_A	S10	1011
+1 → ALU_B		
ALU_OUT → T1		
T1 → ALU_A	S19	0100
T2 → ALU_B		
ALU_OUT → PC		
PC → ALU_A	S21	0101
+1 → ALU_B		
ALU_OUT → RF_D3		
PC → ALU_A	S22	0110
+1 → ALU_B		
ALU_OUT → T1		
PC → ALU_A	S23	0111
T2 → ALU_B		
ALU_OUT → PC		
PC → ALU_A	S24	1000
IR5-0 → SE16 → ALU_B		
ALU_OUT → T1		
RF_D1 → ALU_A	S25	1001
RF_D2 → ALU_B		
NONE	S4	1010

SIG_ALU1[1]	$Q.\bar{R}.\bar{S} + P.R.S + \bar{P}.\bar{Q}.\bar{R}.S$
SIG_ALU1[2]	$ar{P}.ar{Q}.R$
SIG_ALU1[3]	$\bar{P}.\bar{R} + \bar{P}.Q + \bar{P}.S + P.\bar{Q}$
SIG_ALU2[4]	$\bar{Q}.\bar{R}.\bar{S} + \bar{P}.R.\bar{S} + P.R.S + Q.\bar{R}.S$
SIG_ALU2[5]	$\bar{P} + R.S$
SIG_ALU2[6]	$\bar{P}.\bar{R} + \bar{P}.Q + \bar{P}.S + P.\bar{Q}$
SIG_ALU3[7]	$\bar{P}.\bar{R} + \bar{P}.Q + \bar{Q}.R.S + P.\bar{Q}.\bar{S}$
SIG_ALU3[8]	$P.\bar{R}.\bar{S} + \bar{P}.\bar{R}.S + \bar{P}.R.\bar{S} + \bar{Q}.R.S$
SIG_ALU3[9]	$\overline{P}.\overline{S} + \overline{R}.\overline{S} + R.S$

THE CONTROL STORE

States	i IR RF_D3					_D3	MEM_A PC					MEM_D S						T1			Α	LU		T2				Next State					
S1	0	0	0	1	1	0	1	1	0	1	1	0	1	1	1	0	0	0	1	1	0	0	0	0	0	0	1	0	0	0	0	1	0
S2	0	0	1	0	0	1	0	0	0	0	1	0	0	0	1	0	0	0	0	1	0	0	0	1	0	1	0	0	Х	Х	Х	Х	Χ
S3	0	0	0	0	1	0	1	1	0	1 1 0				1 1 0 0 0 0 0 0 0 0				0	0	0	1	0	В	Branch Control									
S4	0	0	1	0	1	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	1	0	1	0	0	0	0	0	Х	Х	Х	Х	Χ
S5	0	0	0	1	1	0	1	1	0	0	0	0	1	1	1	0	0	0	1	1	1	0	1	0	0	0	1	0	0	0	0	1	0
S6	0	0	1	0	0	1	0	0	0	0	1	0	0	0	1	1	1	0	0	1	0	0	1	0	0	1	1	0	Х	Х	Х	Х	Χ
S7	0	0	1	1	1	0	1	1	0	1	1	0	1	1	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0	0	0	1	0
S8	0	1	1	0	1	0	1	1	0	1	1	0	0	0	1	0	0	0	1	1	0	0	0	0	1	1	0	0	1	1	1	0	1
S9	0	0	0	0	1	0	1	1	0	0	0	0	1	1	0	0	1	0	0	0	1	0	1	0	1	0	1	0	В	3ranc	h Co	ntro	l
S10	0	0	0	0	0	1	1	0	0	0	0	0	0	1	1	0	0	0	0	0	1	0	1	1	1	1	1	1	0	1	0	0	1
S11	0	0	0	0	1	0	1	0	0	0	0	0	1	0	1	0	0	0	0	0	1	0	1	1	1	1	1	1	0	1	0	0	1
S12	0	1	0	0	0	0	1	1	0	1	1	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
S13	1	0	1	1	1	0	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	1	1	0
S14	0	0	1	0	1	0	0	0	0	0	1	0	0	0	1	0	0	1	0	0	0	0	1	1	0	1	0	0	0	1	1	1	1
S15	0	0	0	0	1	0	0	1	0	0	0	0	1	0	1	0	0	0	1	0	1	0	1	0	0	0	0	0	Х	Х	Х	Х	Χ
S16	0	1	0	1	1	0	1	1	0	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	1	0	1	1
S17	0	0	0	0	0	1	0	1	0	0	0	0	0	1	1	0	0	0	1	0	1	0	1	0	0	0	0	0	Х	Х	Х	Х	Χ
S18	0	1	1	1	1	0	1	1	0	0	0	0	1	1	1	0	1	0	1	1	1	0	1	0	1	0	0	0	1	0	0	1	1
S19	0	0	0	0	1	0	1	1	0	0	0	1	1	1	1	0	0	0	0	1	0	1	0	0	0	1	0	0	0	0	1	0	0
S20	1	0	0	0	1	0	1	1	0	0	0	0	1	1	1	0	0	0	0	0	1	0	1	0	0	0	0	0	1	0	1	0	1
S21	0	0	1	0	0	1	0	0	1	0	1	0	0	0	1	0	0	0	0	0	0	1	0	1	0	0	0	0	Х	X	Х	Х	Х
S22	1	0	0	1	1	0	1	1	0	0	1	1	1	1	1	0	1	1	0	0	0	1	1	0	1	0	0	0	1	0	1	1	1
S23	0	0	0	0	0	0	1	1	0	1	1	0	1	1	1	0	0	1	0	1	0	1	1	1	0	1	0	0	0	0	1	0	0
S24	1	0	1	0	1	0	1	1	0	0	1	0	1	1	0	1	1	1	0	0	1	0	0	0	0	0	0	0	1	1	0	0	1
S25	0	0	0	0	1	0	1	1	0	0	1	1	1 1 1 0 0				0 0 0 1 0 0			1	0	0	0	0		Branch Contro							
S26	0	0	1	0	1	0	0	1	0	1	0	0	0	0	1	0	0	1	1	0	1	0	1	0	0	0	0	0	Х	Х	Х	Х	Х
S27	0	0	1	0	1	0	0	0	0	0	1	0	0	0	1	0	0	1	0	0	0	0	1	1	0	1	0	0	1	0	0	0	1
S28	0	0	0	1	1	0	1	1	0	1	1	0	1	1	1	0	0	0	1	1	0	0	0	0	0	0	1	0	0	0	1	1	0
S29	0	0	1	0	1	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	1	0	1	0	0	0	0	0	В	3ranc	:h Co	ntro	l