

ANALOG ELECTRONIC CIRCUITS

LAB REPORT-5

BJT Amplifiers

Name: Chanda Akshay Kumar

Roll NO: 2024102014

Team Member: S.V. Santhosh

Roll NO: 2024102054

Components Used

- **Power Supply**
- **Digital Storage Oscilloscope (DSO)**
- **Resistors:** 5.6 k Ω , 1 k Ω , RC, RE
- **Capacitors:** 10 μ F, 440 pF
- **BJT Transistor**
- **Function Generator**

1) DC Analysis :

To find the values of RC and RE for the given conditions




Figure 1: Single stage common emitter voltage amplifier

$$V_B = \frac{R_2}{R_1 + R_2} V_{CC}$$

$$V_E = V_B - V_{BE}$$

$$V_C = V_{CC} - I_C R_C$$

$$I_E = \frac{V_E}{R_E}$$

$$I_C = \frac{\beta}{\beta + 1} I_E$$

$$I_B = \frac{I_E}{\beta + 1}$$

$R_1 = 5.6 \text{ k}\Omega$ and $R_2 = 1 \text{ k}\Omega$ [Given] ;

Collector- current(I_C)= 1.5 mA ;

$R_L = 1 \text{ k}\Omega$ and $V_{CC} = 12 \text{ V}$

Mid-band voltage gain(V_{out}/V_{in}) = 5

Beta = 150

$V_{BE} = 0.7 \text{ V}$

1. Base Voltage (VB):

$$V_B = (R_2 / (R_1 + R_2)) * V_{CC}$$

Given $R_1 = 5.6 \text{ k}\Omega$, $R_2 = 1 \text{ k}\Omega$, and $V_{CC} = 12 \text{ V}$:

$$V_B = (1 \text{ k}\Omega / (5.6 \text{ k}\Omega + 1 \text{ k}\Omega)) * 12 \text{ V} = 1.82 \text{ V}$$

2. Emitter Voltage (VE):

$$V_E = V_B - V_{BE}$$

Assuming $V_{BE} = 0.7 \text{ V}$:

$$V_E = 1.82 \text{ V} - 0.7 \text{ V} = 1.12 \text{ V}$$

3. Emitter Current (IE):

$$I_E = V_E / R_E$$

Given $I_C \approx I_E = 1.5 \text{ mA}$:

$$R_E = V_E / I_E = 1.12 \text{ V} / 1.5 \text{ mA} = 745.45$$

R_C and R_E calculations

$$R_E = \frac{V_E}{I_E}$$

$$I_E = \frac{I_C \beta}{\beta + 1}$$

$$\beta = 150$$

$$I_C = 1.5 \text{ mA}$$

collector current

$$= (1.5 \times 10^{-3}) \left(\frac{151}{150} \right)$$

$$V_E = V_B - V_{BE}$$

$$= \left(\frac{R_2}{R_1 + R_2} \right) V_{CC} - V_{BE}$$

$$= \frac{5.61k}{1 + 5.61k} \cdot 12 = 0.7$$

$$\Rightarrow R_E = \frac{V_E}{I_E} = 745.454 \Omega$$

$$\underline{\underline{R_C =}}$$

$$A_v = g_m R_o$$

$$g_m = \frac{I_C}{V_T}$$

$$R_o = R_C \parallel R_L$$

$$R_o = \frac{A_v V_T}{I_C}$$

$$\left[\begin{array}{l} V_T = 26 \text{ mV} \\ A_v = 5 \end{array} \right]$$

$$\left[\begin{array}{l} I_C = 1.5 \text{ mA} \\ \text{(voltage gain)} \end{array} \right]$$

$$\frac{1}{R_o} = \frac{1}{R_C} + \frac{1}{R_L}$$

$$\frac{1}{R_o} = \frac{I_C}{A_v V_T} = \frac{1}{R_C} + \frac{1}{R_L}$$

$$R_C = 90 \Omega$$


From the DC Analysis we got values of R_E and R_C $R_E = 745.45$ ohm

$$R_C = 96.1514 \text{ ohm}$$

2) Transient Response and Total Harmonic Distortion:

Objective: To find the total harmonic distortion at different input voltages

After connecting the circuit as shown in the fig



①A From the above calculations we can take say

$$R_C = 94\Omega$$

$$R_E = 730\Omega$$

By taking V_{in} with amplitude 25 mV

$$V_O = 165\text{ mV (peak to peak)}$$
$$\Rightarrow \text{gain} = \frac{165}{50} = 3.3$$

b)

Input:

V_{in} = Sine wave of amplitude 25 mV

Freq = 1 kHz

$R_L = 1\text{ k ohm}$



c)

Now measure the amplitude of the output voltage (V_O) produced by the amplifier. Then, calculate the voltage gain (A_v) of the amplifier by dividing the output voltage amplitude by the input voltage amplitude.

$$\text{gain} = g_m * R_o = I_C / V_T (R_C || R_L)$$

$$= 1.5 / 25 * (980 * 100) / 1080 = 5.44$$

Theoretical gain = 5.44.



From above Analysis:

$$V_o = 137\text{mV}$$

$$V_{in} = 49\text{mV}$$

$$\text{Therefore gain} = V_o / V_{in} \Rightarrow 137 / 49 \approx 2.78$$

Hence gain= 3.3

d)

Now record the amplitudes of the fundamental component (V_1) and the 2nd to 5th harmonics for various amplitudes (V_{in}) of the input signal.

The suggested values for V_{in} are 2 mV, 10 mV, 20 mV, 50 mV, 100 mV, 500 mV, and 1 V.

Then use FFT analysis to measure the harmonics.

Calculate THD

$$THD = \sqrt{(V_2^2 + V_3^2 + V_4^2 + V_5^2) / V_1^2}$$





V_{in}	V_1	Harmonic 2	H3	H4	H5	THD
40mV	130mV	48	67.5	83.3	89.2	1.13
50mV	160mV	45	62	81.2	85.2	0.87
60mV	200mV	42	59.3	77.8	84.5	0.67

$$THD = \sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2} / V_1$$

if $V_1 = 130mV$ [$V_{in} = 40mV$]
~~THD~~ THD = 1.13

if $V_1 = 160mV$ [$V_{in} = 50mV$]
THD = 0.87

if $V_1 = 200mV$ [$V_{in} = 60mV$]
THD = 0.67



3)Frequency Response:

a)






Input :


$R(\text{Load}) = 1 \text{ k ohm}$

$V_{in} = 10 \text{ mV}$

To find the voltage gain at different frequencies with a 10 microfarad capacitor and 440 picofarad capacitor and calculate the f_L and f_H

Vary Fin from 10 Hz to 20 MHz





We cannot find FH

$\text{Max dB} = 14.89 \text{ dB}$
 f_L is frequency at 11.82 dB
 $= 500 \text{ Hz}$ (501.2 Hz)
 f_H cannot be found because it
 is above 20 MHz

The readings are noted under the table below.

f_{in}	V_{in}	V_o	$A_v = \frac{V_o}{V_{in}}$
10 Hz	20 mV	1 mV	-24 dB
50 Hz	20 mV	10 mV	-5.25 dB
100 Hz	20 mV	22 mV	0.96 dB
500 Hz	20 mV	77 mV	11.82 dB
1 kHz	20 mV	98 mV	13.84 dB
10 kHz	20 mV	211 mV	14.89 dB
100 kHz	20 mV	2108 mV	14.68 dB
1 MHz	20 mV	108 mV	14.71 dB
10 MHz	20 mV	89 mV	13.03 dB
20 MHz	20 mV	86 mV	12.70 dB

b)

$F_L = 156.8$ (approx)




KEYSIGHT

EDUX1052G

Digital Storage Oscilloscope

50 MHz 1 GSa/s





The graph does not show the -3dB cutoff frequency at higher frequencies because the parasitic capacitance in the circuit is typically very low.

This low capacitance value results in a high cutoff frequency that exceeds the maximum frequency range supported by the Digital storage oscilloscope (DSO) in use.

$$F = 1/2 * \pi * RC$$

As a result, the high-frequency cutoff region of the graph, where the voltage gain begins to decrease, is not visible in DSO. The equipment's limitations prevent us from observing the circuit's entire frequency response, especially at higher frequencies due to the high cutoff frequency caused by the low parasitic capacitance.

With using 440p Farad Capacitor:-

f_n	V_{in}	V_o	A_v
10Hz	20mV	0.0088 (2mV)	-20.8 dB
50Hz	20mV	11.9mV	4.5 dB
100Hz	20mV	28mV	1.5 dB
500Hz	20mV	79mV	12 dB
1kHz	20mV	99mV	13.9 dB
10kHz	20mV	107mV	14.64 dB
100kHz	20mV	1.06	14.5 dB
1MHz	20mV	99mV	13.9 dB
5MHz	20mV	18mV	0.8 dB
10MHz	20mV	4mV	-13.8 dB

We can find f_L and f_H because the highest frequency is at 14.64 dB and f_H is at 11.64 and it is between 1MHz and 10MHz.

In this case, we are able to observe the cutoff frequency because of the presence of the capacitor at the load (CL). This capacitor, due to its configuration, acts as a low-pass filter, allowing only lower frequencies to pass through while attenuating higher frequencies.

The capacitor limits the circuit's bandwidth by reducing the amplitude of higher frequencies.

The frequency response graph shows how high-frequency components are cut off. The

capacitor at the load affects the cutoff frequency and overall frequency response of the circuit.