

ANALOG ELECTRONIC CIRCUITS

LAB REPORT-5

BJT Amplifiers

Name: Chanda Akshay Kumar

Roll NO: 2024102014

Team Member: S.V. Santhosh

Roll NO: 2024102054

Components Used

- **Power Supply**
- **Digital Storage Oscilloscope (DSO)**
- **Resistors:** $5.6\text{ k}\Omega$, $1\text{ k}\Omega$, RC, RE
- **Capacitors:** $10\text{ }\mu\text{F}$, 440 pF
- **BJT Transistor**
- **Function Generator**

1) DC Analysis :

To find the values of RC and RE for the given conditions




Figure 1: Single stage common emitter voltage amplifier

$$V_B = \frac{R_2}{R_1 + R_2} V_{CC}$$

$$V_E = V_B - V_{BE}$$

$$V_C = V_{CC} - I_C R_C$$

$$I_E = \frac{V_E}{R_E}$$

$$I_C = \frac{\beta}{\beta + 1} I_E$$

$$I_B = \frac{I_E}{\beta + 1}$$

R1=5.6 k ohm and R2= 1k ohm [Given] ;

Collector- current(Ic)=1.5m A ;

RL = 1 kΩ and VCC = 12 V

Mid-band voltage gain(Vout/Vin) = 5

Beta = 150

VBE = 0.7V

1. Base Voltage (VB):

$$VB = (R2 / (R1 + R2)) * VCC$$

Given $R1 = 5.6 \text{ k}\Omega$, $R2 = 1 \text{ k}\Omega$, and $VCC = 12 \text{ V}$:

$$VB = (1 \text{ k}\Omega / (5.6 \text{ k}\Omega + 1 \text{ k}\Omega)) * 12 \text{ V} = 1.82 \text{ V}$$

2. Emitter Voltage (VE):

$$VE = VB - VBE$$

Assuming $VBE = 0.7 \text{ V}$:

$$VE = 1.82 \text{ V} - 0.7 \text{ V} = 1.12 \text{ V}$$

3. Emitter Current (IE):

$$IE = VE / RE$$

Given $IC \approx IE = 1.5 \text{ mA}$:

$$RE = VE / IE = 1.12 \text{ V} / 1.5 \text{ mA} = 745.45$$

R_E and R_E calculations

$$R_E = \frac{V_E}{I_E}$$

$$I_E = \frac{I_C \beta}{\beta + 1} \quad \beta = 150$$

$$I_C = 1.5 \text{ mA}$$

collector current

$$= (1.5 \times 10^{-3}) \left(\frac{150}{150} \right)$$

$$\Delta V_E = V_B - V_{BE}$$

$$= \left(\frac{R_L}{R_1 + R_L} \right) V_{CC} - V_{BE}$$

$$= \frac{5.6 \text{ k}\Omega}{1 + 5.6 \text{ k}\Omega} \cdot 12 = 0.7$$

$$\Rightarrow R_E = \frac{V_E}{I_E} = 745.454 \Omega$$

R_L :

$$Av = g_m R_o$$

$$g_m = \frac{I_C}{V_T}$$

$$R_o = R_L || R_L$$

$$R_o = \frac{Av \cdot V_T}{I_C} \quad \begin{bmatrix} V_T = 26 \text{ mV} \\ Av = 5 \end{bmatrix}$$

$$\frac{1}{R_o} = \frac{1}{R_C} + \frac{1}{R_L}$$

$I_C = 1.5 \text{ mA}$
(Voltage gain)

$$\frac{1}{R_o} = \frac{I_C}{Av V_T} = \frac{1}{R_C} + \frac{1}{R_L}$$

$$R_L = 90 \Omega$$


From the DC Analysis we got values of R_E and R_C $R_E = 745.45$ ohm

$$R_C = 96.1514 \text{ ohm}$$

2) Transient Response and Total Harmonic Distortion:

Objective: To find the total harmonic distortion at different input voltages

After connecting the circuit as shown in the fig



(1A) From the above calculations we can take say

$$R_C = 945 \Omega$$

$$R_E = 730 \Omega$$

By taking V_{in} with amplitude 25 mV

$$V_o = 165 \text{ mV} \text{ (peak to peak)} \Rightarrow \text{gain} = \frac{165}{50} = 3.3$$

(2)

(3)

b)

Input:

V_{in} = Sine wave of amplitude 25 mV

Freq = 1 kHz

$R_L = 1 \text{ k ohm}$


c)

Now measure the amplitude of the output voltage (V_o) produced by the amplifier. Then, calculate the voltage gain (A_v) of the amplifier by dividing the output voltage amplitude by the input voltage amplitude.

$$\text{gain} = \text{gm} * R_o = I_C / V_T (R_C || R_L)$$

$$= 1.5/25 * (980 * 100) / 1080 = 5.44$$

Theoretical gain = 5.44.



From above Analysis:

$$V_o = 137 \text{ mV}$$

$$V_i = 49 \text{ mV}$$

$$\text{Therefore gain } = V_o / V_i \Rightarrow 165 / 50 = 3.3$$

Hence gain = 3.3

d)

Now record the amplitudes of the fundamental component (V_1) and the 2nd to 5th harmonics for various amplitudes (V_{in}) of the input signal.

The suggested values for V_{in} are 2 mV, 10 mV, 20 mV, 50 mV, 100 mV, 500 mV, and 1 V.

Then use FFT analysis to measure the harmonics.

Calculate THD

$$THD = \sqrt{(V_2^2) + (V_3^2) + (V_4^2) + (V_5^2)} / V_1^2$$

V_{in}	V_1	Harmonic 2	H_3	H_4	H_5	THD
40mV	130mV	48	67.5	83.3	89.2	1.13
50mV	160mV	45	62	81.2	85.2	0.87
60mV	200mV	42	59.3	77.8	84.5	0.67

$$THD = \sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2}$$

if $V_1 = 130mV$ $[V_{in} = 40mV]$





$$THD = THD = 1.13$$

if $V_1 = 160mV$ $[V_{in} = 50mV]$

$$THD = 0.87$$

if $V_1 = 200mV$ $[V_{in} = 60mV]$

$$THD = 0.67$$



3) Frequency Response:

a)




Input :


$R(\text{Load}) = 1 \text{ k ohm}$

$V_{\text{in}} = 10 \text{ mV}$

To find the voltage gain at different frequencies with a 10 microfarad capacitor and 440 picofarad capacitor and calculate the f_L and f_H

Vary Fin from 10 Hz to 20 MHz





We cannot find FH

$$\text{Max dB} = 14.89 \text{ dB}$$

f_L is frequency at 11.89 dB
 $= 500\text{Hz}$ (501.2 Hz)


f_H cannot be found because it
 is above 26.20 MHz

The readings are noted under the table below.

f_{in}	V_{in}	V_{out}	$A_v = \frac{V_{out}}{V_{in}}$
10Hz 20mV	1mV	5.1mV	-24 dB
50Hz 20mV	10mV		-5.25 dB
100Hz 20mV	22mV		0.96 dB
500Hz 20mV	77mV		11.82 dB
1KHz 20mV	98mV		13.84 dB
10KHz 20mV	211mV		14.89 dB
100KHz 20mV	2108mV		14.68 dB
1MHz 20mV	108mV		14.71 dB
10MHz 20mV	89mV		13.03 dB
20MHz 20mV	86mV		12.70 dB

b)

$$F_L = 156.8 \text{ (approx)}$$



f_{in}	V_{in}	V_o	A_v
10Hz	20mV	0.0018 mV	-20.8 dB
50Hz	20mV	11.9mV	-4.5 dB
100Hz	20mV	28mV	-1.5 dB
500Hz	20mV	79mV	12 dB
1kHz	20mV	99mV	13.9 dB
10kHz	20mV	107mV	14.64dB
100kHz	20mV	1.06	14.5dB
1MHz	20mV	99mV	13.9 dB
5MHz	20mV	1.8mV	-0.8 dB
10MHz	20mV	4mV	-13.6 dB

86 88 p 6

We can find f_L and f_H

f_H because the highest frequency is at 14.64 dB and f_H is at 11.64 and it is between 1MHz and 10MHz.

The graph does not show the -3dB cutoff frequency at higher frequencies because the parasitic capacitance in the circuit is typically very low.

This low capacitance value results in a high cutoff frequency that exceeds the maximum frequency range supported by the Digital storage oscilloscope (DSO) in use.

$$F = \frac{1}{2} \pi R C$$

As a result, the high-frequency cutoff region of the graph, where the voltage gain begins to decrease, is not visible in DSO. The equipment's limitations prevent us from observing the circuit's entire frequency response, especially at higher frequencies due to the high cutoff frequency caused by the low parasitic capacitance.

With using 440p Farad Capacitor:-

f_H	V_{in}	V_o	A_v
10Hz	20mV	0.0018 (2mV)	-20.8 dB
50Hz	20mV	11.9mV	-4.5 dB
100Hz	20mV	28mV	-1.5 dB
500Hz	20mV	79mV	-12 dB
1kHz	20mV	99mV	-13.9 dB
10kHz	20mV	107mV	-14.64dB
100kHz	20mV	106	-14.5dB
1MHz	20mV	99mV	-13.9 dB
5MHz			
10MHz	20mV	18mV	-0.8dB
20MHz	20mV	4mV	-13.6 dB

We can find f_L and f_H

f_H because the highest frequency is at 14.64 dB and f_H is at 11.64 and it is between 1MHz and 10MHz

In this case, we are able to observe the cutoff frequency because of the presence of the capacitor at the load (C_L). This capacitor, due to its configuration, acts as a low-pass filter, allowing only lower frequencies to pass through while attenuating higher frequencies.

The capacitor limits the circuit's bandwidth by reducing the amplitude of higher frequencies.

The frequency response graph shows how high-frequency components are cut off. The

capacitor at the load affects the cutoff frequency and overall frequency response of the circuit.