| Tota | l No. | . of Questions : 8] | SEAT No.: |
|-------------|-----------|--|--------------------------------|
| P3665 | | | [Total No. of Pages : 2 |
| | | [5461]-561 | |
| | | B.E. (E&TC) | |
| | | VLSI DESIGNAND TECHN | OLOGY |
| | | (2015 Pattern) | OLOGI |
| T: | 2 | | /M Ml 70 |
| | | .30 Hours] | [Max. Marks: 70 |
| Insti | | ions to the candidates; | |
| | 1) | Answer Q. 1 or Q. 2, Q. 3 or Q.4 Q.5 or Q.6 a | |
| | 2) | Neat diagrams must be drawn wherever nece | essary. |
| | 3) | Figures to the right side indicate full marks. | |
| | <i>4)</i> | Use of calculator is allowed. | . 6 |
| | <i>5)</i> | Assume suitable data if necessary. | |
| Q 1) | a) | Explain subprograms in detail. | [6] |
| ~ | | i) Functions and | 0 |
| | 7 | ii) Procedures | X |
| | b) | Write short note on clock distribution techn | nique. [7] |
| | c) | Draw CPLD XC9500 series architecture an | 1 |
| | - / | OR | [.] |
| | | | |
| Q2) | a) | Draw HDL design flow and explain in brief | [6] |
| 2 / | b) | Explain clock skew and write in detail abou | |
| | - / | skew. | [7] |
| | c) | Draw and explain the architecture of FPC | - 7 |
| | - / | diagram. | 2[7] |
| | | 9. | |
| | | | 20' |
| Q3) | a) | Explain CMOS inverter circuit with neat dia | gram and plot voltage transfer |
| | | characteristics. | [8] |
| | b) | Explain static and dynamic power dissipation | on analysis of CMOS inverter |
| | 0) | circuit. | [8] |
| | | | |
| | | OR | J' () |
| Q4) | a) | Explain in detail latch up effect, latch up | prevention techniques and |
| | | comment on system level approach to avoi | d latch ups. [8] |

Draw circuit diagram of transmission gate and explain in detail.

b)

[8]

| Q 5) | a) | Write in detail lambda rules with diagram. | [10] |
|-------------|-------|--|-------------|
| | b) | Explain cross talk in detail. | [8] |
| | | OR | |
| Q6) | a) | Write in detail micron based design rules. | [10] |
| | b) | Write short note on Layout Vs Schematic and Explain LVS c process. | hecking [8] |
| Q7) | a) | What is JTAG, explain in detail. | [8] |
| | b) | Explain Built in Self Test (BIST). | [8] |
| | | OR OR | |
| Q8) | a) | Draw and explain architecture of TAP controller. | [8] |
| | b) | Describe types of faults? Explain with schematics. | [8] |
| | | September 19 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | |
| [546 | 51]-5 | 2 | |