Total	l No.	of Questions : 8] SEAT No. :
P47	766	[Total No. of Pages : 2
		[5561]-650
		B.E. (E & TC)
		VLSI Design & Technology
		(2015 Pattern)
		½ Hours] [Max. Marks: 70
Instr		ons to the candidates :
	1) 2)	All questions are compulsory.  Figures to the right indicate full marks.
	2)	Tigures to the right indicate full marks.
<b>Q</b> 1)	a)	Explain procedure with the help of VHDL code. [6]
,	b)	Explain clock skew and methods to minimize the effect of clock skew.
		$\begin{array}{c} \begin{array}{c} \\ \\ \end{array} $
	c)	Explain any four important specifications of FPGA. Also explain CLB's
		in FPGA. [7]
		OR O
<i>Q2)</i>	a)	Explain VHDL attributes with example. [6]
	b)	Explain interconnect Routing Techniques. [7]
	c)	Explain in detail architecture of Macrocell in CPLD. [7]
<i>Q3)</i>	a)	Explain the following: [8]
		i) Body Effect
		ii) Hot Electron Effect
	b)	Derive the expression for static & Dynamic power dissipations. Compare
	,	them. [8]
		OR OR
<b>Q4</b> )	a)	Design CMOS logic for $\gamma = ABC + D$ . Calculate W/L ratio for NMOS &
		PMOS area needed on chip. [8]
	b)	Draw & explain CMOS transfer characteristics. [8]
		No.
		P.T.O.
		V*

<b>Q5)</b> a)	Explain cross talk and drain punch through.	[8]
b)	Explain fabrication method of CMOS using n well process.	[10]
	OR	
<b>Q6)</b> a)	Explain Design issues like antenna effect and electro migration	effcct.[8]
b)	Draw stick diagram for CMOS inverter, NAND, NOR gate.	[10]
<b>Q7)</b> a)	Explain TAP controller with state diagram.	[8]
b)	Write short note on BIST.	[8]
	OR SEC	
<b>Q8)</b> a)	Explain JTAG in detail.	[8]
b) ,	Explain in detail stuck at fault model.	[8]
	***	
	Charles,	0-
	19.18.23 all 19.25.53 all 19.25	
	Age.	.03
	8.	<b>Y</b>
	CY 38	
	6.	
	&.	