Total No. of Questions—8]

[Total No. of Printed Pages—2

Seat	
No.	0.00

[5152]-572

S.I	E. (In	nformation Technology) (I Sem.) EXAMINATION, 2017				
COMPUTER ORGANIZATION AND ARCHITECTURE						
(2015 PATTERN)						
Time	e : T	wo Hours Maximum Marks : 50				
<i>N.B</i> .	:- (i) All questions are compulsory.				
	(i	i) Figures to the right indicate full marks.				
	(ii	i) Neat diagrams must be drawn wherever necessary.				
1.	(a)	Multiply 101011 by 110011 using Booth's algorithm [6]				
	(<i>b</i>)	List different addressing modes and explain any two with suitable				
		diagrams and example. [6]				
2.	(a)	Draw diagram of instruction cycle states of a processor and explain. [6]				
	(<i>b</i>)	Perform the division using non-restoring method 22/3. [6]				
3.	(a)	Draw diagram of single bus processor organization and explain. [7]				
	(<i>b</i>)	Explain any one type of cache mapping technique with diagram.				
		[6]				
		Or				
4.	(<i>a</i>)	Explain micro programmed control unit along with block				
		diagram. [7]				
	(<i>b</i>)	How virtual memory is managed using paging and TLB?				

[6]

P.T.O.

		236	
5.	(a)	What are the hazards in pipeline architecture? Explain	ita
J.	(a)		[6]
i	(b)	types. Evaluin events of Evacute evels of MIPS nineline	
,	<i>(b)</i>	Explain events of Execute cycle of MIPS pipeline.	[6]
		Or	F.0.7
	(a)	Explain events of Fetch cycle of MIPS pipeline.	[6]
((<i>b</i>)	Which are the different stages in 5 stage pipeline?	[6]
7.	(a)		of
		clustering ?	[6]
((<i>b</i>)	Write a note on multicore architecture.	[7]
	1		
	VX.	Or	
8.	(a)	Explain closely coupled and loosely coupled microproces	sor
		system.	[7]
((<i>b</i>)	What is Flynn's taxonomy for multiple processor organization	s ?
		Explain with diagram.	[6]
			6
			8
			·
		69.1	
[[150]	F70		
[5152]	-572	2 A.A.A. 29.23 A.B. 29.29.29.29.29.29.29.29.29.29.29.29.29.2	
		No.	