Seat	
No.	2

[5459]-202

S.E. (I.T.) (First Semester) EXAMINATION, 2018 COMPUTER ORGANIZATION AND ARCHITECTURE (2015 PATTERN)

Time: Two Hours Maximum Marks: 50 N.B. := (i)Answer four questions in all. (ii) Neat diagrams must be drawn wherever necessary. (iii) Figures to the right indicate full marks. Answer Q. Nos. 1 or 2, Q. Nos. 3 or 4, Q. Nos. 5 or (iv)6, Q. Nos. 7 or 8. Multiply -7 and -3 using Booth's algorithm. 1. [6] (a)(*b*) Describe non-restoring division algorithm. [6] What is an instruction cycle? Explain with state diagram. **2.** (a) Write a short note on register organization. [6](*b*) 3. (a) Draw and explain Hardwired Control Unit. [6] (b) Write control sequence by execution of the instruction ADD (R_1) , R_2 for single bus architecture. [6]

Or

4. (a) A direct mapped cache has the following parameters: [6] Cache size = 1 K words, Block size = 128 words and main memory size = 64 K words. Specify the number of bits in TAG, BLOCK and WORDS in main memory address.

	(<i>b</i>)	Explain K-way set associate mapping techniques with its meri	.ts
		and demerits.	[6]
		5	
5.	(a)	Describe MIPS architecture with diagram.	[7]
	(<i>b</i>)	Explain events of fetch cycle of MIPS pipeline.	[6]
		Or	
6.	(a)	Explain types of hazards in pipeline architecture.	[6]
	<i>(b)</i>	Explain five stage pipelines with data paths and control pa	th
		for MIPS architecture.	[7]
		.6.1	
7.	(a)	Explain closely coupled and loosely coupled microprocess	or
		system.	[7]
	(b)	Write a short note on Multi-core architecture.	[6]
	\		
		Qr	
8.	(a)	Write short notes on:	[6]
		(i) NUMA	
		(ii) UMA	
		(iii) CC-NUMA.	20
	(<i>b</i>)	62	\mathbf{n}
	(0)	Emplani Tiyinis tanatoniy for matriple processor organization	5 ' 71
		9.1	. • 1
		B. A.	
		Cy 36	
[E/EC)] <u>ე</u> ტე		
_{[0408}	9]-202	2	
		Explain Flynn's taxonomy for multiple processor organization	