## Carry-Save Addition (Courtesy: Loh)

## 1 Adding Multiple Numbers

There are many cases where it is desired to add more than two numbers together. The straightforward way of adding together m numbers (all n bits wide) is to add the firs two, then add that sum to the next, and so on. This requires a total of m-1 additions, for a total gate delay of  $O(m \lg n)$  (assuming lookahead carry adders). Instead, a tree of adders can be formed, taking only  $O(\lg m \cdot \lg n)$  gate delays.

Using carry save addition, the delay can be reduced further still. The idea is to take 3 numbers that we want to add together, x + y + z, and convert it into 2 numbers c + s such that x + y + z = c + s, and do this in O(1) time. The reason why addition can not be performed in O(1) time is because the carry information must be propagated. In carry save addition, we refrain from directly passing on the carry information until the very last step. We will firs illustrate the general concept with a base 10 example.

To add three numbers by hand, we typically align the three operands, and then proceed column by column in the same fashion that we perform addition with two numbers. The three digits in a row are added, and any overfl w goes into the next column. Observe that when there is some non-zero carry, we are really adding four digits (the digits of x,y and z, plus the carry).

The carry save approach breaks this process down into two steps. The firs is to compute the sum ignoring any carries:

Each  $s_i$  is equal to the sum of  $x_i + y_i + z_i$  modulo 10. Now, separately, we can compute the carry on a column by column basis:

In this case, each  $c_i$  is the sum of the bits from the previous column divided by 10 (ignoring any remainder). Another way to look at it is that any carry over from one column gets put into the next column. Now, we can add together c and s, and we'll verify that it indeed is equal to x + y + z:




Figure 1: The carry save adder block is the same circuit as the full adder.




Figure 2: One CSA block is used for each bit. This circuit adds three n=8 bit numbers together into two new numbers.

The important point is that c and s can be computed independently, and furthermore, each  $c_i$  (and  $s_i$ ) can be computed independently from all of the other c's (and s's). This achieves our original goal of converting three numbers that we wish to add into two numbers that add up to the same sum, and in O(1) time.

The same concept can be applied to binary numbers. As a quick example:

x:			1	0	0	1	1	
y:			1	1	0	0	1	
z:	+		0	1	0	1	1	
s:			0	0	0	0	1	
c:	+	1	1	0	1	1		
sum.		1	1	0	1	1	1	

What does the circuit to compute s and c look like? It is actually identical to the full adder, but with some of the signals renamed. Figure 1 shows a full adder and a carry save adder. A carry save adder simply is a full adder with the  $c_{in}$  input renamed to z, the z output (the original "answer" output) renamed to s, and the  $c_{out}$  output renamed to s. Figure 2 shows how s carry save adders are arranged to add three s bit numbers s, and s and s into two numbers s and s. Note that the CSA block in bit position zero generates s, not s in SA blocks are independent, thus the entire circuit takes only s in s

So how long does it take us to add m different n-bit numbers together? The simple approach is just to repeat trick approximately m times over. This is illustrated in Figure 3. There are m-2 CSA blocks (each block in the figure actually represents many one-bit CSA blocks in parallel) that we have to go through, and then the fina LCA. Note that every time we pass through a CSA block, our number increases in size by one bit. Therefore, the numbers that go to the LCA will be at most n+m-2 bits long. So the fina LCA will have a gate delay of  $O(\lg (n+m))$ . Therefore the total gate delay is  $O(m + \lg (n+m))$ 

Instead of arranging the CSA blocks in a chain, a tree formation can actually be used. This is slightly awkward because of the odd ratio of 3 to 2. Figure 4 shows how to build a tree of CSAs. This circuit is called a Wallace tree.




Figure 3: Adding mn-bit numbers with a chain of CSA's.

The depth of the tree is  $\log_{\frac{3}{2}} m$ . Like before, the width of the numbers will increase as we get deeper in the tree. At the end of the tree, the numbers will be  $O(n + \log m)$  bits wide, and therefore the LCA will have a  $O(\log (n + \log m))$  gate delay. The total gate delay of the Wallace tree is thus  $O(\log m + \log (n + \log m))$ .




Figure 4: A Wallace tree for adding m n-bit numbers.

