




→ UART : Asynchronous mode of communication

- Tx pin transmits data from transmitter to receiver (Default high state). for transmitting data a low will be send first in the form of start bit for a single bit duration




: FOR TRANSMISSION MODULE :


→ FLOWCHART FOR TRANSMISSION OF DATA : (GENERALIZED FLOWCHART)



During transmission
L.SB is send
1st.



→ SCHEMATIC OF OUR DESIGN:



→ Transmitter I/p port : $\underbrace{\text{clk, rst, newd, tx_data}}_{\text{global}}$ (rst)

→ Transmitter op port : donetx, tx

→ As soon as user have new data it'll tell this to the transmitter module by making newd signal high or sending 1 (high) to newd. which will sample data present on tx_data [7:0] & transmission of this data bit by bit happens on tx line as soon as transmission of data is done donetx will become high to indicate transmission

is done only for a single clock tick done tx ucf))
Remain high only

CLOCK Generation - Explanation:



$$\text{sys-clk} = 1 \text{ MHz} \Rightarrow \text{clk_period} = 1 \mu\text{s}$$

$$\text{Baud Rate} = 9600 \Rightarrow \frac{1}{\text{B.R}} = 1.0416 \times 10^{-4} \\ = 0.104 \text{ ms}$$

← sys-clk period
← 1 μs →



$$\text{Ratio} = \text{clk_count} = \frac{\text{clk_freq (or sys-clk)}}{\text{Baud Rate}}$$



→ CODE: (Transmitter)

module uart_tx

##(parameter clk_freq = 1000000, } can be Modified
parameter baud_rate = 9600 } but are given
default
value

)
(input clk, rst,
input newld,
input [7:0] tx_data,
output reg tx,
output reg done_tx
);

localparam clk_count = (clk_freq/baud_rate);

integer count = 0;

integer count1 = 0;

reg uclk = 0; // Bit duration is represented by uclk.

enum bit [1:0] { idle = 2'b00, transfer = 2'b10 } state;

//// uart_clock_gen

always @(posedge clk)

begin

if (count < clk_count/2)

count <= count + 1;

else begin

count <= 0;

uclk <= ~uclk;

end

end

///// Reset decoder

always @ (posedge uclk)

```

begin
  if (rst)
    begin
      state ≤ idle;
    end
  else
    begin
      case (state)
        idle :
          begin
            counts ≤ 0;
            tx ≤ 1'b1
            done_tx ≤ 1'b0;
            if (newd)
              begin
                state ≤ transfer
                din ≤ tx data; // sampling data
                tx ≤ 1'b0; // start bit
              end
            else
              state ≤ idle;
            end
          transfer :
            if (counts ≤ 7) begin
              counts ≤ counts + 1;
              tx ≤ din[counts];
              state ≤ transfer;
            end
            else
              begin
                counts ≤ 0;

```



```

tx <= 1'b1;
state <= idle;
done <= 1'b1; // Indicates the
               // completion of data
               // transfer

```

end

end

default ; state <= idle


endcase

end

end


endmodule

→ STATE DIAGRAM: [FOR TRANSFER MODULE] uarttx.





→ FLOW CHART FOR uarttx module:

PROGRAM SPECIFIC



For bit duration
(sampling)
i.e for generation
of uclk






for FSM
Execution.

◦ RECEPTION MODULE :

→ Flowchart for Reception of Data: (GENERALIZED)



→ Receiver I/P signal: $\underbrace{clk, rst}_{\text{global signals}}, rx$

→ Receiver O/P signals: $done_{rx}, dout_{rx} [7:0]$

data will be received on rx pin & once data is being collected it will be sent on $dout_{rx} [7:0]$ & to mark completion of reception we have $done_{rx}$.

→ CODE FOR RECEIVER MODULE:

```
module uartrx
```

```
#(
```

```
parameter clk_freq = 1000000, //MHz
```

```
parameter baud_rate = 9600
```

```
)
```

```
( input clk,
```

```
input rst,
```

```
input rx,
```

```
output reg done,
```

```
output reg [7:0] rxdata
```

```
);
```

```
localparam clk_count = (clk_freq/baud_rate);
```

```
integer count = 0;
```

```
integer counts = 0;
```

```
reg uclk = 0; // Bit duration is represented by uclk
```

```
enum bit [1:0] { idle = 2'b00, transfer = 2'b10 } state;
```

```
//// uart_clock_gen
```

```
always @(posedge clk)
```

```
begin
```

```
if (count < clk_count/2)
```

```
count <= count + 1;
```

```
else begin
```

```
count <= 0;
```

```
uclk <= ~uclk;
```

```
end
```

end

//FSM execution

always @ (posedge clk)

begin

if (rst)

begin

rxdata \leftarrow 8'h00;

counts \leftarrow 0;

done \leftarrow 1'b0;

end

else

begin

case (state)

idle:

begin

rxdata \leftarrow 8'h00;

counts \leftarrow 0;

done \leftarrow 1'b0;

if (rx == 1'b0) // start of transaction condition

state \leftarrow start;

else

state \leftarrow idle;

end

start:

begin

if (counts \leq 7)

begin

counts \leftarrow counts + 1;

rxdata \leftarrow {rx, rxdata[7:1]} ;

//Right shift register Implementation

end

else

begin

counts \leftarrow 0;


```


done ≤ 1'b1;
state ≤ idle;
end
end

default: state ≤ idle;



endcall
end
end
endmodule

```


→ STATE DIAGRAM:




→ Flowchart for uart_rx module: (PROGRAM SPECIFIC)



For bit duration
(sampling)
i.e for generation
of uclk





Implementing FSM