


> UART: Asynchronous mode of communication

Opposit high state) for transmitting data a low will be send first in the form of start bit for a single but duration




> FLOWCHART FOR TRANSMISSION OF DATA: (GENERALIZED FLOWCHART






> SCHEMATIC OF OUR DESIGN:



> traumitter I)p port: cek, resit, neved, +k data geobal

doneth, th > traw mutter ap port:

- As soon as user have new data it'll tell this to the transmitter module by making newd signal high or sending 1 (thigh) to newd which will sample deta present on tx_data [7:0] k transmission of this data bit by bit happens on tx une as soon as transmission of data is done done to will secome high to indicate transmission



```
> CODE: (Transmitter)
     module uarttx
    # parameter cux-freq = 1000000, 2 can be Modified
         parameter band-rate = 9600
                                            but are given
                                             default
                                               value
      C input clk, rst,
        input newd,
        Input [7:0] -tx data],
        output reg tx,
        output neg donetx
        local param cle count = ( cex-freq/band-rate);
        integer count = 0;
         integer counts = 0 3
          reg uclk=0; 11 Bit duration is represented by uclk.
enum bit [1:0] { idle = 2.600, transfer = 2.610} etate;
          1111 wart - clock - gen
             amenys @ (poseage cur)
               if ( count < ce count/2)
                 count <= count +1;
               else begin
                count <=0;
               week & ~ week;
               end
               end
              11111 Reset decoder
                always@ (poseage uclk)
```

```
begin
if (rst)
begin
 state & idle;
 end
ell,
 begin
 case (state)
  idle:
    begin
    counts & 0;
    tx = 1'61
    aonetic € 1,400°
    if (newd)
     blgin
     state & transfer
      din = tredata; 1/samplingdata
       tre 1° bo; 11 Start but
       end
      else
       State & idle;
      end
   transfer:
    if (courts <= 7) begin
     counts <= counts + 13
      the & din Ecounts ];
      state & transfer;
      else
      begin
      count <=0;
```


th <= 1961; state & Pail; doneth <= 1961; // Indicate the // completion of data // transfer


end end

default; state Eidle

endcost end end endmodull


-> STATE DIAGRAM: [FOR TRANSFER MODULE] wanttx.





· RECEPTION MODULE:

> FLOW chart for reception of Dota: (GTENERALIZED)



→ Recuiver I/P signal: cex, rst, rx
guobal
signals


> Receiver of signals; doners, doutre [7:0]


data un'il be received on mx pin & ouch data is being collected it un'il be sent on dout mx [7:0] & 10 mark completion of reception us have doners.

```
> CODE FOR RECEIVER MODULES
      module wartre
      #(
        parameter cur-freq = 1000000, 11MHZ
       parameter band rate = 9600
       ( input de,
         input ret,
          input my
           output reg done,
           output reg [7:0] redata
          );
       local param clk count = ( cex-freq/band-rate);
        integer count = 0;
        integer counts = 0 ;
         reg uch = 0; 11 Bit duration is represented by uch
enum bit [1:0] { idle = 2°600, transfer = 2°610} etate;
         1111 uart - clock-gen
            always @ (posedge ax)
              begin
              if ( count < cux count/2)
                count <= count +1;
              else begin
               count <=0;
               welk = ~ welk;
              end
```

```
end
11 FSM Execution
always @ (poseage cex)
segus
 ef (rst)
 ьедия
rxdata = 8°400;
 counts & 03
  done ( 1360)
  end
 else
 begin
  con ( state)
  idle:
  begin
  rxdata <= 81800;
  counts <=0;
   done <= 1° 60;
   4 (rx = = 1°60) // start of travaction condition
    state & start;
   else
    state <= ldle,
   end
   start:
   begin
   if (count) <= 7)
   begin
   counts & counts +1;
   rxdata = Erx, rxdata [7:1]};

// Rigert shift register Implementation
   end
   begin
counts €03
```





counts <0
done < 1°61
state < Pale

Implementing FSM