CAN FD IP function

Datasheet

Ille Ondrej

July 29, 2015

Contents

1.	Introduction	4
	1.1 Functionality requirements	4
	1.2 Commercial research	4
	1.2 Development tools	5
2.	System architecture	6
	2.1 Block diagram	6
	2.2 Signals architecture	6
	2.2.1 Driving bus	6
	2.2.2 Status bus	6
	2.2.2 Important signals	7
	2.3 Components description	7
	2.3.1 CAN Core	7
	2.3.1.1 Protocol control	8
	2.3.1.1 Operation control	8
	2.3.1.1 Fault confinement	9
	2.3.1.1 Bit stuffing	9
	2.3.1.1 Bit destuffing	9
	2.3.1.1 CRC	9
	2.3.1.1 Transcieve bufer	9
	2.3.2 CAN bus sampling	10
	2.3.3 Prescaler	10
	2.3.4 Message filtering	10
	2.3.5 Recieve buffer (RX)	
	2.3.6 Transmitt buffer - Time (TXT)	
	2.3.7 TX arbitrator	
	2.3.8 Interrupt manager	
	2.3.9 Memory registers	
	2.3.10 Event logger (optional)	
	2.3.11 CAN top level	12

	2.4 Clock domains, external signals synchronisation and reset	
	2.4 Clock domains, external signals synchronisation and reset	12
3.	Register map	13
	3.1 DEVICE_ID	13
	3.1 MODE_REG	13
	3.1.1 MODE	13
	3.1.1 COMMAND	15
	3.1.1 STATUS	15
	3.1.1 RETR	16
	3.1 INTERRUPT_REG	16
	3.1.1 INT	16
	3.1.1 INT_ENA	17
	3.1 TIMING_REG	17
	3.1.1 BTR	17
	3.1.1 BTR_FD	18
	3.1 ALC_PRESC	18
	3.1.1 ALC	18
	3.1.1 BRP	18
	3.1.1 BRP_FD	18
	3.1 ERROR_TH	19
	3.1.1 EWL	19
	3.1.1 ERP	19
	3.1.1 FAULT STATE	19
	3.1 ERROR_COUNTERS	20
	3.1.1 RXC/CTR_PRES	20
	3.1.1 TXC	20
	3.1 ERROR_COUNTERS_SPECIAL	20
	3.1.1 ERR_NORM/CTR_PRES_SPECIAL	21
	3.1.1 ERR_FD	21
	3.1 FILTER_X_MASK	21
	3.1 FILTER_X_VALUE	22
	3.1 FILTER_RAN_LOW	22
	3.1 FILTER_RAN_HIGH	22
	3.1 FILTER_CONTROL	23
	3.1 RX_INFO_1	23
	3.1.1 RX_STATUS	23
	3.1.1 RX_MC	23
	3.1.1 RX MF	24

3.1 RX_INFO_2	24
3.1.1 RX_BUFF_SIZE	24
3.1.1 RX_WPP	24
3.1.1 RX_RPP	24
3.1 RX_DATA	25
3.1 TRV_DELAY	25
3.1 TX_STATUS	25
3.1 TX_SETTINGS	25
3.1 TX_DATA_X	26
3.1 RX_COUNTER	27
3.1 TX_COUNTER	27
3.1 LOG_TRIG_CONFIG	27
3.1 LOG_CAPT_CONFIG	29
3.1 LOG_STATUS	30
3.1.1 LOG_STAT	30
3.1.1 LOG_WPP	30
3.1.1 LOG_RPP	30
3.1 LOG_COMMAND	31
3.1 LOG_CAPT_EVENT_1	
3.1 LOG_CAPT_EVENT_2	
3.1.1 EVENT_TS(15:0)	31
3.1.1 EVENT_INFO	
3.1 YOLO_REG	33
3. RTL Simulation	34
3.1 Basic testbenches	34
3.2 Constraint random testbenches	35
3.2.1 core_top_tb1.vhd	35
4. Synthesis and testing	36
4.1 Design size	36
4.1 Design size	37
4.3 FPGA Tests	37
4.3 1 F GA Tests	31
5. Future work and improvements	38
4.1 Missing tests	38
Appendix A - Driving bus signals	39
Appendix B - Status bus signals	42

1. Introduction

Testing of automotive buses like CAN is challenging task these days. Due to this reason device described in [5] is beeing developed. Since CAN 2.0 specification was recently extended with Flexible Datarate, CAN bus now offers more bandwidth than ever before. In order to integrate this functionality into device in [5] Flexible Data rate functionality needs to be covered. Predecessor of this component is CAN IP function developed in [6]. Due to absence of proper tests in [6] new implementation is considered (instead of extending the previous one).

1.1 Functionality requirements

In order to perform tests on CAN bus, several principial functions of the CAN controller are required. These functions CAN be implemented in hardware (controller itself) or software level (firmware or driver). Software implementation is usually more complicated than hardware one. Because of this reason all requirements on testing are implemented in hardware as part of CAN FD IP core in VHDL language. These requirements are:

- 1. Handle CAN FD protocol according to [1].
- 2. Provide "Logical Link Control" extension of MAC layer. This enables sending and recieving messages by manipulation with buffers, which simplifies the firmware.
- 3. Be able to capture external timestamp when message arrives into buffer as well as send message when specific value of external timestamp is reached.
- 4. Record various events on the bus with timestamp.
- 5. When message is inserted to be sent in specific time, be able to determine when it was actually sent
- 6. Be able, to start recording in point 4 by specific event on the bus.
- 7. Be able to manipulate Fault confinement state and counters.

1.2 Commercial research

Short commercial research was made before implementation to avoid overcharging of implementation. Following product was found:

- CAN FD IP Core by CAST inc., prize for RTL source code:
- IFI CAN FD IP Core Ingenieurbüro Für Ic-Technologie, prize: 12375 euro, encrypted netlist only

Both products are overly expensive (for purpose of [5]) and dont provide fullfil requirements 4-7 in 1.1. On the other hand both IP cores are rigorously verified and ready for ASIC manufacture. Since the main application in [5] is FPGA based, this advantage is not important. Due to these reasons own implementation is considered.

1.2 Development tools

To develop these IP function following software or harware tools were used:

- ModelSim ALTERA Edition 6.5b for VHDL implementation and RTL testbenches.
- Quartus II 9.1sp Web Edition for synthesis (target device from ALTERA EP4CE55F23C8N) and Timing analysis.
- Code composer studio v 5.0 for acessing IP function as periferia of TMS processor from C code.
- HALCoGen v04.04 for processor configuration (refer to [5] where whole test system is described).
- CANoe for verification by communication with reference controller

2. System architecture

The implementation is divided into several modules by its main function thus keeping modularity design rule. Whole system is implemented as synchronous design with asynchronous reset (performed by input pin of FPGA). IP core acts as memory mapped periferia. In order to be compatible with Flexray IP core implemented in [18] Avalon bus compatible interface is selected. This interface is in detail described in [17]. Simplified description is provided in description of "Memory registers" block.

2.1 Block diagram

Block scheme is in the Figure REF. Every block is separate VHDL source code file.

2.2 Signals architecture

In order to simplify VHDL interconnection on top level entity, two busses were created: Driving bus, Status bus. These buses have form of std logic vector and one source block and many destination blocks.

2.2.1 Driving bus

Driving bus is used to control function of all the blocks from user registers. Exact definition of driving bus enables separation of Memory registers from functionality of other blocks. Independent form of driving bus then enables exchanging the registers structure without modifying internal signalling. List of signals in driving bus is in TODO REF. Driving bus has following form:

```
signal drv_bus: std_logic_vector(1023 downto 0)
```

2.2.2 Status bus

Status bus is used to provide information about state and state registers of CAN Core for other blocks. It's source is in CAN Core. Status bus signals are used by Memory registers and Event logger component. List of signals in status bus is in TODO REF. Status bus has following form:

```
signal stat bus: std logic vector(511 downto 0)
```




Figure 1: IP function block diagram

2.2.2 Important signals

2.3 Components description

2.3.1 CAN Core

File: core top.vhd

CAN Core covers functionality of serial data transmittion according to CAN standard. Storing message from input, storing recieved message, transmittion, reception, arbitration, bit stuffing, bit destuffing, crc calculation, error handling and fault confinement are implemented within this unit. Block diagram (jus most important signals are present) is on picture TODO ref. Furthermore valid CRC selection, transcieve trigger and recieve trigger creation, status bus assignment and bus traffic measurment is implemented within this module.




Figure 2: CAN Core block diagram

2.3.1.1 Protocol control

File: protocolContorol.vhd

Protocol control is main state machine handling CAN FD protocol. State transition diagram is on TODO REF. Some state has sub-states which represent different situations within one state (e.g. protocol control state: control, sub state: two bits, base_id). Protocol control processes recieved data with rec_trig signal which is signal two clock cycles delayed from sample signal. Data are transcieved with tran_trig signal (in Synchronisation segment of bit time). Circuit operation is started from Intermission state. Reception of message is started when hard_sync_valid input is in logic 1. Transmittion is started when intermission lasted for at least 3 bit times and data are available for transmittion. When message is available and hard_sync_valid is in logic 1 then transmittion also starts. In this case the arbitration mechanism is applied.

2.3.1.1 Operation control

File: operationContorol.vhd

Operation control is state machine handling "Operation mode" as defined in [1]. This covers unit integration after start, transmittion mode (transmitter), reception mode (reciever) and bus idle. Other modes defined in [1] (bus monitoring

mode, self test mode) are implemented via dedicated signals of driving bus (drv_bus_mon_ena, drv_self_test_ena signals). State transition diagram is on TODO REF.

2.3.1.1 Fault confinement

File: faultConf.vhd

Fault confinement module implements Fault confinement state (Error active, Error passive or Bus off), error counters, bit error and stuff error detection. Error counters for Fault confinement (rx_counter, tx_counter) are incremented via inc_one, inc_eight, dec_one signals from Protocol control, therefore all exceptions in [1] (Fault confinement chapter) are managed by Protocol control. These error counter are implemented to be read/write (via driving bus), so that Fault confinement state can be manipulated by user. This provides extended testing functionality of CAN controller. Furthermore two additional counters (err_counter_norm, err_counter_fd), are implemented to distinguish between errors which appeared in Nominal bit rate and Data bit rate.

2.3.1.1 Bit stuffing

File: bitStuffing v2.vhd

Bit stuffing module implements functionality of Bit stuffing into serial data stream. Number of same consecutive bits is selectable (stuff_length input) as well as fixed bit stuffing method for CRC field of CAN FD frames (fixed_stuff input). Circuit processes input data with triggering signal one clock cycle delayed from transcieve trigger (tran_trig_1 input). Stuff bit insertion is signalled to Protocol Control to stop the data transmittion via data_halt signal.

2.3.1.1 Bit destuffing

File: bit Destuffing vhd

Bit destuffing module implements reverse functionality to Bit stuffing. It discards stuff bits from serial data stream with trigger one clock cycle delayed from sample signal (trig_spl_1 signal). Additionally stuff error is detected when stuff_length+1 same consecutive bits are detected.

2.3.1.1 CRC

File: CRC.vhd

CRC module implements cyclic redundancy check calculation according to [1]. Circuit operation is started with rising edge on enable input. Input data are processed with trig signal. After finishing the calculation CRC value remains valid until next start on outputs(crc15,crc17,crc21 signals) of the circuit. All three CRC values are calculated at the same time. CRC calculation is implemented via shift register in order to avoid long combinational paths if only combinational implementation would be used.

2.3.1.1 Transcieve bufer

File: tranBuffer.vhd

Auxiliarly component for storing the frame to be transcieved. Circuit stores input frame when logic 1 is detected on frame store input.

2.3.2 CAN bus sampling

File: busSync.vhd - file name kept although module functionality changed

Circuit samples the CAN bus values. Optional (recommended) synchronisation chain with two flip flops is used to avoid metastability since CAN_RX signal is input from CAN physical layer transciever. Bus is sampled with sample signal from Prescaler. Sync_edge output signals that valid (recessive to dominant) edge has appeared on CAN_RX input. Furthermore transciever delay measurment and secondary sampling point generation is implemented here via two shift registers and counter. One is dedicated to storing transcieved data in order to compare it with delayed recieved data (bit error detection for transmitter in Data bit time). Second one stores sample points generated by Prescaler thus providing secondary sampling point.

2.3.3 Prescaler

File: prescaler_v3.vhd

Prescaler implements the functionality of bus timing. It counts Time quanta and bit time clock. It contains simple state machine for phase of bit time in which the controller currently is. It generates synchronisation signals (and appropriate delayed signals) and sample signals (and appropriate delayed signals). Furthermore it covers the functionality of Hard synchronisation and Resynchronisation (sync_control signal). Based on sample_control signal Nominal bit time or Data bit time is used. State machine of bit time is on picture TODO REF.

2.3.4 Message filtering

File: messageFilter.vhd

Message filter validates the validates that input frame identifier matches three (A,B,C) mask filters or one range filter. Output is valid if identifier matches at least on filter. Furthermore frame type and identifier type can be selected for each filter. Note that range filter input does not have the same format as transcieved and recieved identifier!

2.3.5 Recieve buffer (RX)

File: rxBuffer.vhd

Recieve buffer implements FIFO memory for storing recieved CAN frames. Basic unit of buffer is 32 bit wide word. Size of the buffer is pre-synthesis configurable (generic buff_size). However because of adressing logic, only powers of 2 can be used as buffer size. One frame in recieved buffer contains from 5 to 20 words. Therefore if size of less than 32 words is used, long CAN FD frames won't be storred and data overrun will appear even if buffer is empty. Frame format is the same as transcieved frame format. First word is according to TX DATA 1, second to TX DATA 2 ...

When rec_message_valid input signal is in logic one first word is stored. In following up to 19 clock cycles remaining words are stored. This requires the recieved data to be valid for at least 20 clock cycles. Since frame is validated at the end of EOF field until recieved data are erased by next message, bus is in the intermission field. Having minimum 10 clock cycles per nominal bit time it gives minimum 30 clock cycles when recieved data, frame type, frame format, identifier are stable. Always one word (given by read_pointer signal) is on output of the circuit to be read. Read_pointer is incremented via rising edge on drv_read_start signal (part of driving bus). In registers the implementation drives this signal to automatically increment the read_pointer by one when data from Recieve buffer are read.

Recieve buffer also implements Data overrun flag functionality. When rec_message_valid signal is in logic one, first frame size (based on rec_dlc) is first calculated and compared with free memory in the buffer. If there is not enough memory message is not stored and Data overrun flag is set. Apart from read_pointer, write_pointer, free_memory informations also amount of CAN frames stored in the buffer is available.

2.3.6 Transmitt buffer - Time (TXT)

File: txtBuffer.vhd

Transmitt buffer is memory which contains one CAN frame to be transcieved. It is acessed via committing content of TX_DATA_1 to TX_DATA_20 registers into either TXT buffer 1 or TXT buffer 2. If the buffer is full an data are committed new data are not stored into buffer. To avoid this situation buffer status can be read. In order to save LUTs on FPGA it is possible to synthetise size of buffer which only supports frame length up to 8 bytes (via generic useFDsize). TX_DATA_7 to TX_DATA_20 registers have no meaning then. When this "reduced" buffer is synthetised it is still possible to insert message dlc with length up to 64 bytes. However data 9 to 64 will be lost and only zeroes will be transcieved.

2.3.7 TX arbitrator

File: txArbitrator.vhd

TX Arbitrator circuit manages the functionality of sending the CAN (CAN FD) frames in time specified in TX_DATA_2 and TX_DATA_3 when committed into TXT buffer. If external timestmap value is lower than timestamp specified for frame. Frame is propagated as valid to CAN Core. If timestamps in both TXT buffers are lower than external timestamp then the one with lower timestamp is propagated to CAN Core for transmitting. When both timestamps are the same and lower than external timestamp message with lower identifier (ID_BASE&ID_EXT) is selected for transmitting. Additionally circuit enables to forbid transmitting from each of the TXT Buffers.

2.3.8 Interrupt manager

File: intManager vhd

Interrupt manager provides interrupt via int output of the CAN_top_level entity. Interrupt sources are configurable from driving registers and every interrupt is marked into interrupt vector (register INT).

2.3.9 Memory registers

File: registers vhd

Memory registers provide interface between Avalon compatible 32 bit bus and driving bus used for controlling whole CAN FD IP function. Driving bus assignment is implemented in this module. Register structure is in detail described in chapter 3. TODO REF.

2.3.10 Event logger (optional)

File: logger.vhd

Event logger is module allowing to capture events on the can bus with their timestamps. FIFO memory is implemented with pre-synthesis configurable size (generic memory_size). Event logger implements state machine with CONFIG state which is dedecated to reading out previously logged data, configuring triggering and capturing event types. When command is given (via driving bus,see register description TODO REF). state machine is moved to READY state where it is waiting for triggering condition to move to RUNNING state. In RUNNING state, events are beeing captured along with its timestamp and additional information (see register description TODO REF). When the memory is full circuit automatically moves to READY state. This circuit provides additional testing capability beyond the CAN FD specification. Events can be read out from memory from EVENT_INFO_1 and EVENT_INFO_2 register. Always event at the position of read_pointer is read out. Read_pointer position can be manipulated via LOG_CMD register. State machine of circuit is described on picture TODO REF.

2.3.11 CAN top level

File: CAN_top_level.vhd

Entity covering the functionality of whole IP function. All configurable features of the CAN IP function (set as generic constants of this entity) are listed in table TODO REF.

Name	Туре	Default value	Meaning					
use_logger	logger boolean true		If Event logger should be synthetised as component					
rx_buffer_size	natural	128	Size of recieve buffer in 32 bit words					
useF DSize	useF DSize boolean true		Size of transmitt buffer should be for FD frames					
use_sync	boolean	true	Use synchronisation chain for recieved data					
ID	natural	1	ID of the controller. Adress(19:16) to which the IP core is mapped					
logger_size	logger_size boolean 8		Size of event logger memory in number of events.					

Table 1: CAN FD IP core configuration options

2.4 Clock domains, external signals synchronisation and reset

Whole design is synchronous to one clock signal, clk_sys. Every other period of time is then relative to clk_sys (Time quantum, Bit time...). Every register has asynchronous reset, res_n, which is active low, by default. The design is intended to be latch-free.

Input signals of Avalon memory interface and timestamp value are expected to be synchronous to clk_sys and no signal synchronisation is implemented on these signals. CAN_RX signal is synchronised by simple synchronisation chain (see CAN Bus sampling/synchronisation TODO) with two flip-flops. This synchronisation chain is optional, but it is recommended to use it unless synchronisation chain is automatically inserted by synthetiser.

3. Register map

Register structure is selected to be formally compatible with SJA1000 controller [8]. Since SJA1000 has 8 bit adressing in order to fit into 32 bit adressing several 8 bit registers were concatenated (to save adress space). If register is read or written all 32 bits are read or written at once. Therefore by one read/write also other registers can be affected. Therefore it is necessary to read the register and then write back just partially modified value! Reading or writing just 8 or 16 bits is not possible. In some situations registers which are read-only or write-only are concatenated together. Read of write-only register has no effect and always return 0. Write into read-only register also doesnt have any effect. Some registers (e.g. INT in INTERRUPT REG) are erased when read.

3.1 DEVICE ID

Type: Read

Register contains identifier of IP function. It is used for determining whenever CAN IP function is mapped correctly on its base adress.

Bit offset	31-0
Name	DEVICE_ID
Default value	0x0000CAFD

3.1 MODE REG

3.1.1 MODE

Type: Read / Write

MODE register (part of MODE REG) sets special operating modes of the controller. All bits are active in logic 1.

Bit offset	7	6	5	4	3	2	1	0
Name	ACF	TSM	RTRP	FDE	AFM	STM	LOM	RST
Default value	0	0	1	1	0	0	0	0

RST Activating this bit resets the controller. It has the same effect as logic 0 on res n input of controller

LOM Listen only mode. In this mode controller only recieves data and sends only recessive bits on the bus. When dominant bus is sent it is rerouted internally so that bus value remains the same.

STM Self test mode. In this mode transcieved message is considered valid even when acknowledge is not recieved.

Adress offset	Bits 31-24	Bits 23-16	Bits 15-8	Bits 7-0	Register name			
0x0		DEV	ICE ID		DEVICE ID			
0×4	RETR	STATUS	COMMAND	MODE	MODE REG			
0x8	IN.	T ENA		INT	INTERRUPT REG			
0xC	ВТ	<u> </u>		BTR	TIMING_REG			
0x10	BRP FD	BRP	Reserved	ALC	ALC_PRESC			
0x14	FAUL	T_STATE	ERP	EWL	ERROR_TH			
0x18		TXC		CTR_PRES	ERR_COUNTERS			
0x1C	EF	RR_FD		R_NORM	ERR_COUNTERS_SPECIAL			
0x20		FILTER_	A _ MASK		FILTER_A_MASK			
0x24			A _VALUE		FILTER_A_VAL			
0x28			B MASK		FILTER_B_MASK			
0x2C			B_VALUE		FILTER_B_VAL			
0x30		FILTER_	C _MASK		FILTER_C_MASK			
0x34			C _VALUE		FILTER_C_VAL			
0x38			RAN _LOW		FILTER_RAN_LOW			
0x3C		FILTER_I	RAN _ HIGH		FILTER_RAN_HIGH			
0x40	Re	eserved		R_CONTROL	FILTER CONTROL			
0x44	Reserved			RX_STATUS	RX_INFO_1			
0x48	Reserved	RX_RPP		RX_BUFF_SIZE	RX_INFO_2			
0x4C		RX_	DATA		RX_DATA			
0×50	Re	eserved	TR	/_DELAY	TRV_DELAY			
0x54		Reserved		TX_STAT	TX_STATUS			
0x58		Reserved		TX_SET	TX_SETTINGS			
0x5C			DATA_1		TX_DATA_1			
0×60		TX_I	DATA_2		TX_DATA_2			
0x A8			ATA_20		TX_DATA_20			
0xAC		_	OUNTER		RX_COUNTER			
0xB0		_	OUNTER		TX_COUNTER			
0xB4			served					
0xB8			IG_CONFIG		LOG_TRIG_CONFIG			
0xBC			served					
0xC0		LOG_CAF	LOG_CAPT_CONFIG					
0xC4	LOG_RPP	LOG_WPP	LOG_STATUS					
0xC8		Reserved	LOG_COMMAND					
0xCC		EVENT_TIME	6)	LOG_CAPT_EVENT_1				
0xD0	EVENT_TIM	(1E_STAMP(15:0)	EVE	NT_INFO	LOG_CAPT_EVENT_2			
0xD4		Res	served					
0xD8		YOLO_	REGISTER					

Table 2: Register map

AFM Acceptance filters mode. Activating this bit enables usage of acceptance filters.

FDE Flexible data rate support enable. When this bit is inactive recieving recessive EDL bit (Flexible data rate frame) causes form error.

RTRP RTR Frame preffered behaviour. When RTR frame is sent also non-zero dlc code can be inserted. This bit specifies behaviour of controller when this situation happens. If bit is active then all zeros are sent and written dlc is ignored. If bit is inactive then written dlc is sent.

TSM Tripple sampling mode. Bus value is sampled three times when this bit is active. Usage is recommended only at very low Bit rates.

ACF When this bit is active acknowledge is not sent even when recieved CRC matches the calculated one.

3.1.1 COMMAND

Type: Write

Writing logic 1 gives command to the controller. Meaning of command is different for every bit. This register is automatically erased when command is finished.

Bit offset	7-4	3	2	1	0
Name	Reserved	CDO	RRB	AT	Reserved
Default value	-	0	0	0	-

AT Writing logic 1 into this bit aborts actual transmittion or reception.

RRB Release recieve buffer. Writing logic 1 deletes all data from recieve buffer.

CDO Clear data overrun flag. Writing logic 1 will clear overrun flag.

3.1.1 STATUS

Type: Read

Register signals various states of CAN controller which are not mutually exclusive. Every bit is active in logic 1.

Bit offset	7	6	5	4	3	2	1	0
	BS	ES	TS	RS	Reserved	TBS	DOS	RBS
Default value	1	0	0	0	-	0	0	0

RBS Active value of this bit means Recieve buffer is not empty.

DOS Data overrun status (flag). Active value of this bit signalls message was lost due to not enough space in recieve buffer.

TBS Transcieve buffer status. Active value of this bit means both TXT buffers are full and message cant be inserted for sending

RS Active value of this bit signals that controller is recieving message.

- TS Active value of this bit signals that controller is transcieving message.
- ES Error status. Active value signals that error warning limit was reached at any of error counters
- **BS** Bus status. Active value signals that bus is idle, controller is integrating or bus_off. Therefore this bit is active when there is no activity on the bus.

3.1.1 RETR

Type: Read / Write

Register enables to limit the retransmittion of errornous frames. Every bit is active in logic 1.

Bit offset	7-6	5	4-1	0
	Reserved	INT_LOOP	RTR_TH	RTRLE
Default value	-	0	0	0

RTRLE Active value means that limit of retransmittion is enabled.

RTR TH Maximal number of attempts to retransmitt.

INT LOOP Active value in this bit means that internal loopback option is permanently enabled (used only for testing).

3.1 INTERRUPT REG

3.1.1 INT

Type: Read - automatically erased after read

Register contains interrupt vector of interrupts that were thrown since last read.

Bit offset	15-11	10	9	8	7	6	5	4	3	2	1	0
Name	Reserved	BSI	RFI	LFI	BEI	ALI	EPI	Reserved	DOI	El	TI	RI
Default value	-							-				

- **BSI** Bit rate shifted interrupt
- RFI Recieve buffer full interrupt
- LFI Event logging finished interrupt
- **BEI** Bus Error interrupt
- **ALI** Arbitration lost interrupt
- **EPI** Node became error passive or bus off interrupt
- **DOI** Data Overrun interrupt
- El Error warning limit interrupt reached
- TI Message was sucessfully transmitted interrupt
- RI Message was sucesfully recieved interrupt

3.1.1 INT_ENA

Type: Read / Write

Register enables interrupts by different sources. Logic 1 in each bit means interrupt is allowed

Bit offset	15-11	10	9	8	7	6	5	4	3	2	1	0
Name	Reserved	BSIE	RFIE	LFIE	BEIE	ALIE	EPIE	Reserved	DOIE	ELE	TIE	RIE
Default value	-							-				

BSIE Bit rate shifted interrupt enable

RFIE Recieve buffer full interrupt enable

LFIE Event logging interrupt enable

BEIE Bus Error interrupt enable

ALIE Arbitration lost interrupt enable

EPIE Node became error passive or bus off interrupt enable

DOIE Data Overrun interrupt enable

EIE Error warning limit reached interrupt enable

TIE Message was sucessfully transmitted interrupt enable

RIE Message was sucesfully recieved interrupt enable

3.1 TIMING REG

3.1.1 BTR

Type: Read / Write

Length of bit time segments for Nominal bit time in Time quanta. Note that SYNC segment always lasts one Time quanta.

Bit offset	15-11	10-6	5-0
Name	PH2	PH1	PROP
Default value			

PROP Propagation segment

PH1 Phase 1 segment

PH2 Phase 2 segment

3.1.1 BTR FD

Type: Read / Write

Length of bit time segments for Data bit time in Time quanta. Note that SYNC segment always lasts one Time quanta.

Bit offset	15	14-11	10	9-6	5-4	3-0
Name	Reserved	PH2_FD	Reserved	PH1_FD	Reserved	PROP_FD
Default value	-		-		=	

PROP FD Propagation segment

PH1 FD Phase 1 segment

PH2 FD Phase 2 segment

3.1 ALC PRESC

3.1.1 ALC

Type: Read

3.1.1 BRP

Type: Read / Write

Baud rate prescaler register for Nominal bit time. Specifies time quanta duration and synchronisation jump width

Bit offset	7-6	5-0
Name	SJW	BRP
Default value		

BRP Baud rate prescaler

SJW Synchronisation jump width

3.1.1 BRP_FD

Type: Read / Write

Baud rate prescaler register for Data bit time. Specifies time quanta duration and synchronisation jump width.

Bit offset	7-6	5-0	
Name	SJW_FD	BRP_FD	
Default value			

BRP FD Baud rate prescaler

SJW FD Synchronisation jump width

3.1 ERROR TH

3.1.1 EWL

Type: Read / Write

Error warning limit register. When error warning limit is reched interrupt can be thrown. Error warning limit by default (96)indicates heavily disturbed bus.

Bit offset	8-0
Name	EWL
Default value	96

EWL Error warning limit

3.1.1 ERP

Type: Read / Write

Error passive limit. When one of error counters (RXC/TXC) reaches this value it changes Fault confinement state to error passive.

Bit offset	8-0	
Name	ERP_LIMIT	
Default value	128	

ERP LIMIT Error passive limit

3.1.1 FAULT STATE

Type: Read

Fault confinement state of the node. This state can be manipulated by writing into registers RXC/TXC and ERP_LIMIT of ERP register. When these counters are set Fault confinement state changes automatically.

Bit offset	15-3	2	1	0
Name	Reserved	BOF	ERP	ERA
Default value	-	0	0	1

ERA Error active

ERP Error passive

BOF Bus off

3.1 ERROR COUNTERS

3.1.1 RXC/CTR PRES

Type: Read / Write

When reading from register bit meaning is according to RXC register. When writing to this register bit meaning is according to CTR PRES.

RXC:

Bit offset	15-0	
Name	RXC_VAL	
Default value	0	

RXC VAL Recieve error counter. This register determines fault confinement state of the device.

CTR_PRES:

Bit offset	15-11	10	9	8-0
Name	Reserved	PRX	PTX	CTR_PRES_VAL
Default value	-	0	0	

CTR PRES VAL Value to which preset the error counter

PTX Preset Transmit error counter into value in CTR_PRES_VAL. This bit is automatically erased after write.

PRX Preset Recieve error counter into value in CTR PRES VAL. This bit is automatically erased after write.

3.1.1 TXC

Type: Read

Bit offset	15-0	
Name	TXC_VAL	
Default value	0	

TXC VAL Transcieve error counter. This register determines fault confinement state of the device.

3.1 ERROR_COUNTERS_SPECIAL

Special error counters does not influence fault confinement state of CAN node but enable comparison of error rates in both Bit times. These registers are not presettable to any value but zero. These register are increased by one when any errors appear.

3.1.1 ERR NORM/CTR PRES SPECIAL

Type: Read/Write

When reading from register bit meaning is according to ERR_NORM register. When writing to this register bit meaning is according to CTR_PRES_SPECIAL.

ERR NORM:

Bit offset	15-0
Name	ERR_NORM_VAL
Default value	0

ERR NORM VAL Number of errors in Nominal bit time.

CTR_PRES_SPECIAL:

Bit offset	15-13	12	11	10-0
Name	Reserved	EFD	ENORM	Reserved
Default value	-	0	0	-

ENORM Erase error counter for Nominal bit time. This bit is set to zero after counter is erased.

EFD Erase error counter for Data bit time. This bit is set to zero after counter is erased.

3.1.1 ERR FD

Type: Read

Bit offset	15-0
Name	ERR_FD_VAL
Default value	0

ERR NORM VAL

Number of errors in Data bit time.

3.1 FILTER X MASK

Type: Read / Write

Bit mask for acceptance filters. Filters A,B,C are available. The identifier format is same as transcieved and recieved identifier format. BASE Identifier is 11 LSB, Identifier extension is on bits 28-12!

Bit offset	31-29	28-0
Name	Reserved	BIT_MASK_X_VAL
Default value	-	TODO

BIT_MASK_X_VAL Bit mask for acceptance filters. Logic 1 indicates this bit of Income identifier is compared with the same bit in FILTER X VALUE. Logic 0 indicates this bit is not compared.

3.1 FILTER X VALUE

Type: Read / Write

Bit value for acceptance filters. Filters A,B,C are available. The identifier format is same as transcieved and recieved identifier format. BASE Identifier is 11 LSB, Identifier extension is on bits 28-12!

Bit offset	31-29	28-0
Name	Reserved	BIT_VAL_X_VAL
Default value	-	TODO

BIT_VAL_X_VAL Bit Value for acceptance filters to be compared with income identifier. Only bits set in according FILTER X MASK register are compared.

3.1 FILTER RAN LOW

Type: Read / Write

Range filter lower treshold. Note that 29 bit value of range treshold is not same format as transcieved and recieved identifier! In TX_DATA_4 (transcieved identifier) BASE Identifier is at 11 LSB bits and Extension at bits 28-12. However actual decimal value of identifier is that BASE Identifier is at MSB bits and 18 LSB bits is identifier extension. Binary value of actual value of identifier should be written into this register!

Bit offset	31-29	28-0
Name	Reserved	BIT_RAN_LOW_VAL
Default value	-	TODO

BIT RAN LOW VAL Low treshold value

3.1 FILTER RAN HIGH

Type: Read / Write

Range filter upper treshold. Note that 29 bit value of range treshold is not same format as transcieved and recieved identifier! In TX_DATA_4 (transcieved identifier) BASE Identifier is at 11 LSB bits and Extension at bits 28-12. However actual decimal value of identifier is that BASE Identifier is at MSB bits and 18 LSB bits is identifier extension. Binary value of actual value of identifier should be written into this register!

Bit offset	31-29	28-0
Name	Reserved	BIT_RAN_HIGH_VAL
Default value	-	TODO

BIT_RAN_LOW_VAL High treshold value

3.1 FILTER CONTROL

Type: Read / Write

Every filter can be set to accept only selected frame types. Every bit active in logic 1.

Bit offset	3,7,11,15	2,6,10,14	1,5,9,13	0,4,8,12
Name	FD_EXT_FRAME	FD_FRAME	EXT_FRAME	BASIC_FRAME
Default value	1,0,0,0	1,0,0,0	1,0,0,0	1,0,0,0

BASIC_FRAME If CAN Basic Frame should be accepted by filter (Bit 0 - Filter A, Bit 4 - Filter B, Bit 8 - Filter C, Bit 12 - Range filter)

EXT_FRAME If CAN Extended Frame should be accepted by filter (Bit 1 - Filter A, Bit 5 - Filter B, Bit 9 - Filter C, Bit 13 - Range filter)

FD_FRAME If FD CAN Basic Frame should be accepted by filter (Bit 2 - Filter A, Bit 6 - Filter B, Bit 10 - Filter C, Bit 14 - Range filter)

FD_EXT_FRAME If CAN FD Extended Frame should be accepted by filter (Bit 3 - Filter A, Bit 7 - Filter B, Bit 11 - Filter C, Bit 15 - Range filter)

3.1 RX INFO_1

Information register 1 about FIFO recieve buffer.

Type: Read

3.1.1 RX STATUS

Bit offset	7-2	1	0
Name	Reserved	RX_FULL	RX_EMPTY
Default value	-	0	1

RX FULL Recieve buffer is full.

RX EMPTY Recieve buffer is empty. Since buffer is FIFO like it can be not empty niether full!

3.1.1 RX MC

Register with number of CAN Messages in FIFO buffer. Note that one message takes several 32 bit words in buffer memory.

Bit offset	7-0
Name	RX_MC_VALUE
Default value	0

RX MC VALUE Recieve buffer message count value.

3.1.1 RX_MF

Bit offset	7-0
Name	RX_MF_VALUE
Default value	Buffer size

RX MF VALUE Number of free (32 bit) words in RX Buffer

 $3.1 RX_INFO_2$

Type: Read

3.1.1 RX_BUFF_SIZE

Bit offset	7-0
Name	RX_BUFF_SIZE_VALUE
Default value	depends on buffer size set before synthesis

RX_BUFF_SIZE_VALUE Size of recieve buffer. This parameter is pre-synthesis configurable.

3.1.1 RX_WPP

Bit offset	7-0
Name	RX_WPP_VALUE
Default value	0

RX_WPP_VALUE Write pointer position in recieve buffer. When new message is stored write pointer is increased accordingly.

3.1.1 RX_RPP

Bit offset	7-0
Name	RX_RPP_VALUE
Default value	0

RX_RPP_VALUE Read pointer position in recieve buffer. When RX_DATA register is read read pointer is increased accordingly.

3.1 RX DATA

Bit offset	31-0				
Name	RX_DATA_VALUE				
Default value	0				

Type: Read

RX_DATA_VALUE Recieve buffer data at read pointer position. Refer to Recieve buffer description to Recieve Buffer - Message format TODO! . It is the same as TX Buffer message format. By reading data from this register read_pointer is automatically increased (If not all data were read). Next Read from this register then returns next word of message.

3.1 TRV DELAY

Type: Read

Bit offset	15-0
Name	TRV_DELAY_VALUE
Default value	0

TRV_DELAY_VALUE When sending CAN FD Frame with bit rate shift, transciever delay is measured to apply secondary sampling point for bit error detection during transmition. After measurment is done (after EDL bit) it can be read from this register. Value in this register is valid until start of next message. It is recomended to set bit rate shift interrupt and read this value directly after bit rate is shifted in interrupt handling. This register can be used for Transciever TXD to RXD delay verification.

3.1 TX STATUS

Type: Read

Bit offset	31-2	1	0
Name	Reserved	TXT_2_EMPTY	TXT_1_EMPTY
Default value	-	1	1

TXT 1 EMPTY Active when Transmit buffer 1 is empty.

TXT 2 EMPTY Active when Transmit buffer 2 is empty.

3.1 TX SETTINGS

Type: Read / Write - Partially automatically erased

This register enables inserting the message to be transcieved in registers TX_DATA_1 to TX_DATA_20 into transcieve buffers. All bits are active in logic 1.

Bit offset	31-4	3	2	1	0	
Name	Reserved	TXT_1_COMMIT	TXT_1_COMMIT TXT_2_COMMIT		TXT_2_ALLOW	
Default value	-	0	0	1	1	

- TXT 2 ALLOW Allow transmitting messages from TXT buffer 2.
- TXT 1 ALLOW Allow transmitting messages from TXT buffer 1.
- **TXT_2_COMMIT** When active value is written into this bit, message in registers TX_DATA_1 to TX_DATA_20 are inserted into Transmit buffer 2. Afterwards this value is automatically erased.
- **TXT_1_COMMIT** When active value is written into this bit, message in registers TX_DATA_1 to TX_DATA_20 are inserted into Transmit buffer 1. Afterwards this value is automatically erased.

3.1 TX DATA X

Type: Write

Registers TX_DATA_1 to TX_DATA_20 contain message to be inserted into transmitt buffers. The data in these registers must have valid format in order to be properly sent. This format is in described in TODO.

Register name		Bit offset									
	31-11	10	9	8	7	9	5	4	3	2	1 0
TX_DATA_1	Reserved	Reserved	BRS	TBF	FR_TYPE	ID_TYPE	RTR	Reserved		DL	2
TX_DATA_2					TS_VAL	(63:32)					
TX_DATA_3					TS_VAL	(31:0)					
TX_DATA_4	ID_EXT					D_BASE					
TX_DATA_5					DATA_1 to	DATA_4					
TX_DATA_6		DATA_5 to DATA_8									
TX_DATA_20					DATA_61 to	DATA_64					

- **DLC** Data length code of frame to transcieve according to TODO.
- RTR Remote transmittion request. Logic 1 in this bit means that RTR frame will be sent. DLC value is then sent only when RTRP bit of MODE register is set. Otherwise DLC value has no meaning when this bit is set and zero length DLC is send. Note that RTR frames are valid only CAN format message.
- ID_TYPE Logic 1 in this bit means that frame with extended identifier will be sent, otherwise base identifier will be sent.
- FR TYPE Logic 1 in this bit means that CAN FD frame will be sent. Otherwise CAN frame will be sent
- **TBF** Time based format. This bit should be always set to logic 1.
- **BRS** Bit rate shift. Logic 1 in this bit means that bit rate will be shifted for DATA and CRC field during message transfer. This bit is valid only for CAN FD frames, it has no meaning for CAN frames.

- **TS_VAL** Timestamp value when controller should attempt to start message transmititon. If bus is Idle then transmittion will start within next bit time. Otherwise it will start as soon as bus is idle. If message should be transcieved immediately all zeroes should be written into these two registers.
- ID BASE Identifier base.
- ID_EXT Identifier extension. Note that MSB bit is sent frist. If extended frame is sent then value in register TX_DATA_4 is not binary value of whole identifier. Whole identifier should be then converted to binary number and 11 MSBs should be written to bits 10:0. 18 LSBs should be written to bits 28:11!! Other bits should be zero.
- **DATA_X** Data to be transcieved. The amount of transcieved data is given by DLC code. If data length is shorter than 64 than remaing data bytes have no meaning. Data are transcieved MSB first.

3.1 RX COUNTER

Type: Read / Write

Bit offset	31-0				
Name	RX_	COUNTER	VALUE		
Default value		0			

RX COUNTER VALUE Counter for recieved messages to enable bus traffic measurment.

3.1 TX COUNTER

Type: Read / Write

Bit offset	31-0				
Name	TX_COUNTER_VALUE				
Default value		0			

TX COUNTER VALUE Counter for transcieved messages to enable bus traffic measurment.

3.1 LOG_TRIG CONFIG

Type: Read / Write

Register for configurating triggering conditions of event logging. If Event logger is in Ready state and any of triggering conditions appear it starts recording the events on the bus (moves to Running state). Logic 1 in each bit means this triggering condition is valid.

Default value	0	0	0	0	0	0	0	0
Bit offset	7	6	5	4	3	2	1	0
Name	T_USRW	T_BRS	T_ERR	T_OVL	T_TRV	T_REV	T_ARBL	T_SOF
Bit offset	15	14	13	12	11	10	9	8
Name	T_ERPC	T_EWLR	T_ACKNR	T_ACKR	T_CRCS	T_DATS	T_CTRS	T_ARBS
Default value	0	0	0	0	0	0	0	0
Bit offset	31-18							16
Name	Reserved						T_RES	T_TRS
Default value			0				0	0

- T SOF Trigger on Start of frame field appears
- T ARBL Trigger on arbitration was lost
- T REV Trigger on valid message recieved
- T TRV Trigger on valid message transcieved
- T ERR Trigger on error appeared
- T USR When logic 1 is written into this bit event logging is triggered immediately
- T BRS Trigger when bit rate is shifted
- T OVL Trigger when Overload frame is transmitted
- T ARBS Trigger on Arbitration filed starts
- T CTRS Trigger on Control field starts
- T DATS Trigger on Data field starts
- T CRCS Trigger on CRC field starts
- T ACKR Trigger on acknowledge recieved in ACK slot
- T ACKNR Trigger on acknowledge not recieved in ACK slot
- T EWLR Trigger on Error warning limit reached
- T ERPC Trigger on Fault confinement state changed
- T TRS Trigger when unit starts transcieving new message.
- T RES Trigger when unit starts recieving new message.

3.1 LOG_CAPT_CONFIG

Type: Read / Write

Register for configuring which events to capture by event logger into logger FIFO memory when event logger is running.

Bit offset	7	6	5	4	3	2	1	0
Name	C_ARBS	C_BRS	C_ERR	C_OVL	C_TRV	C_REV	C_ARBL	C_SOF
Default value	0	0	0	0	0	0	0	0

Bit offset	15	14	13	12	11	10	9	8
Name	C_TRS	C_ERC	C_EWR	C_ACKNR	C_ACKR	C_CRCS	C_DATS	C_CTRS
Default value	0	0	0	0	0	0	0	0

Bit offset	31-21	20	19	18	17	16	
Name	Reserved	C_DESTUFF	C_STUFF C_SYNE		C_RES	C_TRS	
Default value	-	0	0	0	0	0	

C SOF Capture when Start of frame field appears

C ARBL Capture when arbitration was lost

C REV Capture when valid message recieved

C TRV Capture when valid message transcieved

C ERR Capture when error appeared

C OVL Capture when error appeared

C BRS Capture when bit rate is shifted

C ARBS Capture when Overload frame is transmitted

C CTRS Capture when Control field starts

C DATS Capture when Data field starts

C CRCS Capture when CRC field starts

C ACKR Capture when Acknowledge was recieved in ACK Slot

C ACKNR Capture when Acknowledge was not recieved in ACK Slot

C EWR Capture when Error warning limit is reached

C ERC Capture when Fault confinement state is changed

C TRS Capture when unit starts transcieving

C TRS Capture when transcieve of message started

C RES Capture when recieve of message started

C SYNE Capture when synchronisation edge was detected (recessive to dominant edge)

C STUFF Capture when Stuff bit was inserted (transciever only, one fixed stuff bit before CRC sequence is not captured)

C_DESTUFF Capture when recieved bit is destuffed (reciever and transciever, one fixed stuff bit before CRC sequence is not captured)

3.1 LOG_STATUS

Type: Read

3.1.1 LOG STAT

Bit offset	15-8	7-3	2	1	0
Name	LOG_SIZE	Reserved	LOG_RUN	LOG_RDY	LOG_CFG
Default value	Pre-synthesis configurable	-	0	0	1

LOG CFG Event logger is in Config state

LOG RDY Event logger is in Ready state

LOG RUN Event logger is in Running state

LOG SIZE Size of event logger.

3.1.1 LOG_WPP

Bit offset	7-0
Name	LOG_WPP_VAL
Default value	0

LOG WPP VAL Logger write pointer position

3.1.1 LOG_RPP

Bit offset	7-0
Name	LOG_RPP_VAL
Default value	0

LOG RPP VAL Logger read pointer position

3.1 LOG COMMAND

Type: Write - Automaticaly erased

Register for controlling the state machine of Event logger and read pointer position. Every bit is active in logic 1.

Bit offset	7-4	3	2	1	0
Name	Reserved	LOG_DOWN	LOG_UP	LOG_ABT	LOG_STR
Default value	-	0	0	0	0

LOG_STR Start event logging. Move from Config State to Ready state. Has no efect in Ready state or Running state

LOG ABT Abort event logging. Move from Ready State or Running State to Config State.

LOG UP Move read pointer one position up.

LOG DOWN Move read pointer one position down.

3.1 LOG CAPT EVENT 1

Type: Read

Upper 32 bits of Event logger memory at read pointer position.

Bit offset	31-0		
Name	EVENT_TIME_STAMP(47:16)		
Default value	0		

EVENT_TIME_STAMP(47:16) Bits 47 to 16 of time stamp when event occured. MSB 16 bits from 64 bit timestamp are not captured due to saving capacity after synthesis. 48 bits create enough of resolution to distinguish between events.

3.1 LOG CAPT EVENT 2

Type: Read

3.1.1 EVENT TS(15:0)

Bit offset	15-0		
Name	EVENT_TIME_STAMP(15:0)		
Default value	0		

EVENT TIME STAMP(15:0) Bits 15 to 0 of time stamp when event occured.

Event Type Name	EVENT_DETAILS value	EVENT_TYPE
Start of frame	0x01	0x00
Arbitration lost	0x02	0x00
Message reciev valid	0×03	0x00
Message transcieve valid	0×04	0x00
Overload frame transcieved	0×05	0x00
Error appeared	0×06	ERR_DATA
Bit rate was shifted	0×07	BRS_DATA
Arbitration field started	0×08	0x00
Control field started	0×09	0x00
Data field started	0×0A	0x00
CRC field started	0x0B	0x00
Acknowledge recieved	0x0C	0x00
Acknowledge not recieved	0x0D	0x00
Error warning limit reached	0×0E	0x00
Fault confinement state changed	0x0F	0x00
Transcieve started	0×10	0x00
Recieve started	0x11	0x00
Synchronisation edge appeared	0x12	SYNC_DATA
Stuff bit was inserted	0x13	STUFF_DATA
Bit was destuffed	0x14	DESTUFF_DATA
Data overrun appeared	0x15	0x00

Table 4:

3.1.1 EVENT_INFO

Bit offset	15-8	7-0
Name	EVENT_DETAILS	EVENT_TYPE
Default value	0	0

EVENT DETAILS Details of event which appeared. Refer to TODO REF for bit meanings.

EVENT TYPE Type of event which was captured. Refer to TODO REF for bit meanings

Bit offset	7 6	5	4	3	2	1	0
ERR_DATA	Reserved FRM_ERR		ACK_ERR	CRC_ERR	ST_ERR	BIT_ERR	
BRS_DATA	Res			erved		S_DOWN	S_UP
SYNC_DATA	Reserved	S	YNC_TYPE	IS_PH2	IS_PH1	IS_PROP	IS_SYNC
STUFF_DATA	Reserved			F_STUFF	ST	UFF_LENGT	ГН
DESTUFF_DATA	Reserved			F_DESTUFF	DES	TUFF_LENC	STH

FRM ERR Form error was captured

ACK_ERR Acknowledge error was captured

 $\textbf{CRC_ERR} \;\; \mathsf{CRC} \;\; \mathsf{error} \;\; \mathsf{was} \; \mathsf{captured}$

ST ERR Bit stuffing error was captured

BIT ERR Bit error was captured

S UP Bit rate was shifted from Nominal to Data

S DOWN Bit rate was shifte from Data to Nominal

IS SYNC Synchronisation edge appeared during Synchronisation segment of Bit time

IS PROP Synchronisation edge appeared during Propagation segment of Bit time

IS PH1 Synchronisation edge appeared during Phase 1 segment of Bit time

IS PH2 Synchronisation edge appeared during Phase 2 segment of Bit time

STUFF LENGTH Amount of same consecutive bits after which stuff bit is inserted

DESTUFF LENGTH Amount of same consecutive bits after which stuff bit is discarded

F STUFF Whenever Fixed bit stuffing method was used (CRC field of FD Frames)

F DESTUFF Whenever Fixed bit de-stuffing method was used (CRC field of FD Frames)

3.1 YOLO REG

Type: Read

Bit offset	31-0
Name	YOLO_VAL
Default value	0xDEADBEEF

YOLO VAL Register added becuase developer got crazy during development.

3. RTL Simulation

Whole circuit functionality was verified by RTL tests. No code coverage software was used for verification. Two types of tesbenches were made. Basic testbenches are verifying just main functionality of every circuit with known inputs (result observed just visually). Second group of tesbenches generates random data send it on the bus by one node and detects it by another node.

3.1 Basic testbenches

Following basic testbenches were implemented:

- intMan_tb.vhd Testbench for interrupt manager. Interrupt sources are set and according signals are put to active state (logic 1). Interrupt and Interrupt vector proper functionality is verified.
- protocolControl_tb1.vhd Testbench where four different frame formats are put to input of protocolControl module.
 Data is then transcieved on the CAN bus.
- CRC tb.vhd Tesbench for calculating all CRC value for serial data stream with known correct value of CRC.
- **bitStuffing_v2_tb.vhd** Verification of bit destuffing functionality. Recursive bit stuffing method is verified. Fixed bit stuffing is verified and various stuff lengths are verified.
- bitDeStuffing tb.vhd Verification of bit destuffing functionality and stuff error detection
- prescaler v3 tb.vhd Verification of Nominal bit time and Data bit time clock generation. Verification of proper hard synchronisation and resynchronisation
- busSync_tb_edge.vhd Bus synchronisation simple testbench detecting the edge on input data with known sample signal.
- **busSync_tb_sample.vhd** Tesbench simulating bit sequence before bit rate switch. Transciever delay is measured, then bit rate is shifted and bit Error output with secondary sampling is observed.
- **rxBuffer_tb.vhd** Simple testbench storing messages into RX Buffer. Verification of data overrun, buffer status signals. Data are then read from the buffer.
- **txArbitrator _tb.vhd** Tesbench for selecting the data from TXT Buffers. Verification of propagation when timestamp of frame is reached.
- messageFilter tb.vhd Verification of mask filters and range filters. Input frame format verification.
- **txtBuffer tb.vhd** Transcieve buffer status verification. Frame is stored and propagated to output.

3.2 Constraint random testbenches

Two tesbenches verifying the functionality with constrained random verification were implemented. Every testbench have many tests which can be activated before compilation.

3.2.1 core top tb1.vhd

This testbench creates two instances of core_top (CAN Core) and generates random data, frame format, frame type, identifier type and bit rate shift. Then randomly generated data are sent by one node and recieved by another node. When there is mismatch between the transcieved data and recieved data, DATA_MISMATCH signal is set. Within this testbench these tests are available:

tran_rec_test Transcieve-recieve test.

arbit test 1 Arbitration test. Data are generated and sent by both nodes. Arbitration procedure is verified this way.

error _test Error test forcing incorrect value on the bus in different frame fields. Error passive and error active state testing.

4. Synthesis and testing

Whole design is synthetised as part of system developed in [5]. As target device ALTERA FPGA EP4CE55F23C8N with 55856 LUTs is used.

4.1 Design size

Design size depends on configuration constants (size of buffers and event logger). Synthesis was performed several times and various results were obtained. Settings for balanced Synthesis and Fitting were used. Table TODO REF shows these results. Note that this design contains also EMIF Decoder, Output Multiplexor and TimeStamp generator components described in [5].

RX Buffer size	Logger size	TX Buffer size	Overall design size (LUTs)
16	0 (not used)	Basic size	8 743
32	0 (not used)	Basic size	9 978
64	0 (not used)	Basic size	12 394
128	0 (not used)	Basic size	16 824
256	0 (not used)	Basic size	27 137
16	0 (not used)	FD size	10 296
16	8	FD size	11 477
16	16	FD size	12 441
16	64	FD size	19 621
16	256	FD size	37 631

Table 5: Design size in FPGA

Based on Table TODO REF simple equation for size of the design was estimated (equation is just estimation, design size might change rapidly with different synthesis, optimisation settings or different technology):

$$N \approx 1500 + a * [6000 + 76 * b + c * 1550 + d * (104 * e + 1047)]$$

Where:

$$N-Design\ size$$

$$a-Number\ of\ CAN\ controllers\ in\ the\ design$$

$$b-Recieve\ buffer\ size$$

$$c=0\ when\ isFDSize=false;\ 1\ when\ isFDSize=true$$

$$d=0\ when\ useLogger=false;\ 1\ when\ useLogger=true$$

$$e=Logger\ size$$

Note that this equation is valid for system developed in [5]. Without adding 1500 LUTs (EMIF decoder, Output multiplexor, TimeStamp generator) the equation is valid when only CAN Controller is synthetised. In order to predict if the design will fit into the device at least 5% error of calculated value should be considered. Considering at least 10 % of the device should be always free, the overall calculated size shouldn't exceed 85% of device capacity.

4.2 Timing analysis

4.3 FPGA Tests

The Core functionality is just partially verified in real hardware. Test platform developed in TODO ref is used for this purpose. CAN Core is mapped into memory of Texas Instruments processor and acessed via C program. CANoe program for transmitting on CAN bus was used to communicate with the controller. Speed of 1 Mbit was verified with 25 Mhz system clock and Prescaler value set to 1. Arbitration mechanism and synchronisation mechanism were verified via Signal Tap II logic analyzer. Basic and Extended frames were verified as well as RTR frames.

Since CANoe does not support CAN with Flexible DataRate functionality, FD frames or bit rate shifting functionality wasn't verified in the real hardware (communcation with reference controller). This functionality was verified in RTL tests where random CAN FD frame was generated send on the bus, recieved by another node. However there is still possibility that error was compensated in the controller, since one implementation is used for transcieving and recieving. Transmittion with FD phase was verified only with oscilloscope (no acknowledge recieved).

5. Future work and improvements

4.1 Missing tests

Appendix A - Driving bus signals

Index	Width	Name	Destination unit	Signal description
0-5	6	drv_tq_nbt	Prescaler	Time quantum length, Nominal bit time
6-11	6	drv_tq_dbt	Prescaler	Time quantum length, Nominal bit time
17-12	8	drv_prs_nbt	Prescaler	Propagation segment length , Nominal bit time
18-23	6	drv_ph1_nbt	Prescaler	Phase 1 segment length, Nominal bit time
24-29	6	drv_ph2_nbt	Prescaler	Phase 2 segment length, Nominal bit time
30-33	4	drv_prs_dbt	Prescaler	Propagation segment length , Data bit time
34-37	4	drv_ph1_dbt	Prescaler	Phase 1 segment length, Data bit time
38-41	4	drv_ph2_dbt	Prescaler	Phase 2 segment length, Data bit time
42-45	4	drv_sjw_nbt	Prescaler	Synchronisation jump width, Nominal bit time
46-49	4	drv_sjw_dbt	Prescaler	Synchronisation jump width, Data bit time
50-60	11	reserved	-	-
61-80	20	reserved	-	-
81-109	29	drv_filter_A_mask	Message filter	Mask for filter A
110-113	4	drv_filter_A_ctrl	Message filter	Allowed frames for filter A
114-142	29	drv_filter_A_bits	Message filter	Bits to compare for filter A
171-143	29	drv_filter_B_mask	Message filter	Mask for filter B
175-172	4	drv_filter_B_ctrl	Message filter	Allowed frames for filter B
204-176	29	drv_filter_B_bits	Message filter	Bits to compare for filter B
205-233	29	drv_filter_C_mask	Message filter	Mask for filter C
234-237	4	drv_filter_C_ctrl	Message filter	Allowed frames for filter C
238-266	29	drv_filter_C_bits	Message filter	Bits to compare for filter C
267-270	4	drv_filter_ran_ctrl	Message filter	Allowed frames for range filter
271-299	29	drv_filter_ran_lo_th	Message filter	Low range treshold for range filter
300-328	29	drv_filter_ran_hi_th	Message filter	High range treshold for range filter
329	1	drv_filter_ena	Message filter	Enable applying message filters.
330-349	29	reserved	-	
350	1	drv_erase_rx	RX Buffer	Erase recieved buffer
351	1	reserved	-	
352	1	drv_read_start	RX Buffer	Move to next word in recieve buffer
353	1	drv_clr_ovr	RX Buffer	Clear Overrun flag
351-355	3	reserved	-	
356	1	drv_erase_txt1	TXT Buffer 1	Erase message in TXT 1 buffer
357	1	drv_store_txt1	TXT Buffer 1	Store message in registers into TXT 1 buffer

Index	Width	Name	Destination unit	Signal description
358	1	drv_erase_txt2	TXT Buffer 2	Erase message in TXT 2 buffer
359	1	drv_crase_txt2	TXT Buffer 2	Store message in registers into TXT2 buffer
360	1	reserved	-	Store message in registers into TXT2 buner
361	1	drv_allow_txt1	TXT Arbitrator	Allow sending messages from TXT1 buffer
362	1	drv_allow_txt2	TXT Arbitrator	Allow sending messages from TXT2 buffer
363-365	3	reserved	-	7thow sending messages from 17t12 burier
366	1	drv write tx	TX Buffer	Signal not used
367	1	drv write rx	TX Buffer	Signal not used
368-371	4	reserved	- TX Dullel	Jighai not useu
372	1	drv_sam	Bus Synchron	Tripple sampling for slow speeds
373-375	4	reserved	- Dus Sylicinion.	Tripple sampling for slow speeds
376	1	drv_bus_err_int_ena	Interrupt manager	Enable Bus error interrupt
377	1	drv_bus_eri_int_ena	Interrupt manager	Enable Arbitration lost interrupt
378	1	drv err pas int ena	Interrupt manager	Enable Fault confinement state changed interrupt
379	1	drv_wake_int_ena	Interrupt manager	Signal not used
380	1	drv dov int ena	Interrupt manager	Enable Data overrun interrupt
381	1	drv_err_war_int_ena	Interrupt manager	Enable Error warning limit reached interrupt
382	1	drv tx int ena	Interrupt manager	Enable sucessfull transcieve interrupt
383	1	drv_rx_int_ena	Interrupt manager	Enable logging finished interrupt
384	1	drv_log_fin_int_ena		Enable sucessfull recieve interrupt
385	1	drv_log_lill_lilt_ella drv brs int ena	Interrupt manager	Enable bit rate shift interrutpt
386	1		Interrupt manager	Enable interrupt when recieve buffer is full
387	1	drv_rx_full_int_ena	Interrupt manager	·
388-399	13	drv_int_vect_erase	Interrupt manager	Command to erase interrupt vector
	8	reserved	Fault confinement	Europe wagening limit (by standard 06)
400-407	8	drv_ewl	Fault confinement	Error warning limit (by standard 96) Error passive treshold (by standard 128)
408-415	8	drv _ erp	Fault confinement	, - ,
424-416		drv_ctr_val		Value for presetting error counter
428-425	8	drv_ctr_sel	Fault confinement	Control signals, which counters to preset
459-429	31	reserved	- D	
460	1	drv_CAN_fd_ena	Protocol control	Enable recieve of CAN FD frames
461	1	drv_rtr_pref	Protocol control	RTR preffered behaviour
462-464	3	reserved	- D : 1 : 1	
465	1	drv_retr_lim_ena	Protocol control	Retransmittion limit of errornous frames is enabled
466-469	4	drv_retr_th	Protocol control	Retransmittion treshold
470	1	drv_bus_mon_ena	Protocol control	Bus monitoring mode
471	1	drv_self_test_ena	Protocol control	Self Test mode
472	1	drv_abort_tran	Protocol control	Immediately abort actual transmittion
473	1	drv_set_rx_ctr	CAN Core	Preset sucessfully recieved messages counter
474	1	drv_set_tx_ctr	CAN Core	Preset sucessfully transcieved messages counter
475-506	32	drv_set_ctr_val	CAN Core	Value for presetting RX and TX counter
507	1	drv_ack_forb	Protocol control	Acknowledge sending is forbidden
508	1	drv_int_loopback_ena	CAN Core	Internal loopback is enabled
509-519	11	reserved	-	-
520-551	32	drv_trig_config_data	Event logger	Signal is not used

Index	Width	Name	Destination unit	Signal description
552	1	drv_trig_sof	Event logger	Trigger on Start of frame
553	1	drv_trig_arb_lost	Event logger	Trigger on Arbitration lost
554	1	drv trig rec valid	Event logger	Trigger on sucesfull recieve
555	1	drv_trig_tran_valid	Event logger	Trigger on sucesfull transcieve
556	1	drv_trig_ovl	Event logger	Trigger on overload frame transcieved
557	1	drv_trig_error	Event logger	Trigger on error appeared
558	1	drv_trig_brs	Event logger	Trigger on bit rate shifted
559	1	drv_trig_user_write	Event logger	Trigger by logic 1 in this signal
560	1	drv trig arb start	Event logger	Trigger on Arbitration field start
561	1	drv_trig_contr_start	Event logger	Trigger on Control field start
562	1	drv trig data start	Event logger	Trigger on Data field start
563	1	drv_trig_crc_start	Event logger	Trigger on CRC field start
564	1	drv_trig_ack_rec	Event logger	Trigger on acknowledge recieved
565	1	drv trig ack n rec	Event logger	Trigger on acknowledge was not recieved
566	1	drv trig ewl reached	Event logger	Trigger on error warning limit was reached
567	1	drv_trig_ewi_reached drv_trig_erp_changed	Event logger	Trigger on error passive state changed
568	1	drv_trig_tran_start	Event logger	Trigger on transmittion started
569	1	drv_trig_trani_start	Event logger	Trigger on reception started
570-579	10	reserved	Lveiit loggei	Trigger on reception started
580	1	drv_cap_sof	Event logger	Capture Start of Frame
581	1	drv_cap_sol	Event logger	Capture Start of Frame Capture Arbitration lost
582	1	drv_cap_arb_lost drv cap rec valid	Event logger	Capture that message was recieved valid
583	1		Event logger	Capture that message was recreved valid
584	1	drv_cap_tran_valid		Capture that message was transcieved valid Capture when overload frame is transmitted
585	1	drv_cap_ovl	Event logger Event logger	Capture when error appears
586	1	crv_cap_error drv_cap_brs	Event logger	Capture when bit rate is shifted
587	1	drv_cap_brs drv_cap_arb_start	Event logger	Capture when Arbitration field starts
588	1	drv_cap_arb_start drv_cap_contr_start	Event logger	Capture when Control field starts
589	1			Capture when Data field starts
590	1	drv_cap_data_start drv cap crc start	Event logger Event logger	Capture when CRC field starts
590	1	drv_cap_crc_start drv cap ack rec	Event logger	Capture when Acknowledge was recieved
591	1		Event logger	Capture when Acknowledge was not recieved
593	1	drv_cap_ack_n_rec drv cap ewl reached	Event logger	Capture when Error warning limit was reached
594	1	drv_cap_ewi_reached	Event logger	Capture when Fault confinement state has changed
595	1	drv_cap_erp_changed drv_cap_tran_start	Event logger	Capture when Transmittion starts
596	1	drv_cap_trani_start	Event logger	Capture when reception starts
597	1	drv_sap_rec_start drv cap sync edge		Capture when reception starts Capture that Synchronisation edge appeared
597	1	drv_cap_sync_edge drv cap stuffed	Event logger Event logger	Capture that Synchronisation edge appeared Capture that stuff bit was inserted
590	1	drv_cap_sturred drv cap destuffed	Event logger	Capture that stuff bit was inserted Capture that bit was destuffed from stream
600				Capture that bit was desturred from stream Capture that data overrun appeared
601-609	9	drv_cap_ovr reserved	Event logger	Сартите тнат чата очеттип арреатеч
610	1	drv log cmd str	Event learner	Command to start capturing
611			Event logger Event logger	Command to start capturing Command to abort capturing
612	1	drv_log_cmd_abt drv_log_cmd_up	Event logger	Command to abort capturing Command to move read pointer up
	1			
613	1	drv_log_cmd_down	Event logger	Command to move read pointer down

Appendix B - Status bus signals

Index	Width	Name	Signal description
0-1	2	stat_OP_State	Operation state
2-5	4	stat_PC_State	Protocol Control state
6	1	stat_arb_lost	Arbitration was lost
7	1	stat_set_trans	Unit is set as transciever from next clock
8	1	stat_set_rec	Unit is set as reciever from next clock
9	1	stat_is_idle	Unit is idle
10-11	2	stat_sp_control	Sample point control
12	1	stat_ssp_reset	Secondary sample point reset
13	1	stat_trv_delay_calib	Transciever delay calibration enabled
14-15	2	stat_sync_control	Synchronisation control
16	1	stat_data_tx	Transcieved data
17	1	stat_data_rx	Recieved data
18	1	stat_bs_enable	Bit Stuffing enable
19	1	stat_fixed_stuff	Fixed stuffing method is applied
20	1	stat _data _ halt	Bit was stuffed, transmitting should be halted
21-23	3	stat_bs_length	Bit stuffing length
24	1	stat_stuff_error	Stuff Error appeared
25	1	stat_destuffed	Bit is destufffed, shouldntbe recorded by Protocol control
26	1	stat_bds_ena	Bit destuffing is enabled
27	1	stat_stuff_error_ena	Bit Stuffing error detection enabled
28	1	stat_fixed_destuff	Fixed destuffing method should be used
29-31	3	stat_bds_length	Bit destuffing length
32-60	29	stat_tran_ident	Transcieved identifier
61-64	4	stat_tran_dlc	Transcieved dlc
65	1	stat_tran_is_rtr	Transcieved frame is rtr
66	1	stat_tran_frame_type	Transcieved frame type (normal or FD frame)
67	1	stat_tran_ident_type	Transcieved identifier type (basic or extended)
68	1	stat_tran_data_ack	Acknowledge for TXT buffers, TX data are stored in internal buffer
69	1	stat_tran_brs	Transcieved message should shift bitrate
70	1	stat_frame_store	Command to store input frame for transcieve

Index	Width	Name	Signal description
71-79	9	stat_tx_counter	TX error counter
80	1	reserved	-
81-89	9	stat_rx_counter	RX error counter
90-98	9	stat_error_counter_norm	Error counter for errors appeared in nominal bit rate
99-107	9	stat_error_counter_fd	Error counter for errors appeared in data bit rate
108-109	2	stat_error_state	Fault confinement state
110	1	stat_form_error	Form error appeared
111	1	stat_crc_error	CRC error appeared
112	1	stat_ack_error	Acknowledge error appeared
113	1	stat_unknown_state_error	Protocol control is in undefined state
114	1	stat_bit_stuff_error	Bit or Stuff error appeared
115	1	stat_first_bit_after	Signal not used
116	1	stat_rec_valid	Message was recieved valid
117	1	stat_tran_valid	Message was transcieved valid
118	1	stat_const7	Signal not used
119	1	stat_const14	Signal not used
120	1	stat_transm_error	Signal not used
121-149	29	stat_rec_ident_type	Recieved identifier
150-153	4	stat_rec_dlc	Recieved data length code
154	1	stat_rec_is_rtr	Recieved frame is rtr
155	1	stat _rec _frame _type	Recieved frame type (normal or FD)
156	1	stat_rec_ident_type	Recieved identifier type (basic or extended)
157	1	stat _ rec _ brs	Recieved frame with bit rate shift
158-178	21	stat_rec_crc	Recieved CRC value
179	1	stat_rec_esi	Recieverd Error state indicator
180	1	stat_crc_ena	CRC calculation is enabled
181	1	stat_tran_trig	Transcieve trigger (in sync segment)
182	1	stat_rec_trig	Recieve trigger (in sample point)
183-187	5	stat_alc	Arbitration lost capture
188-219	32	stat_rx_ctr	Sucesfully recieved message counter
220-251	32	stat_tx_ctr	Sucesfully transcieved message counter
252	1	stat_erp_changed	Error passive state has changed
253	1	stat _ ewl _ reached	Error warning limit was reached
254	1	stat _err _valid	Error is valid
255	1	stat_ack_recieved_out	Acknowledge was recieved
256	1	stat_bit_error_valid	Bit Error appeared

Bibliography

- [1] CAN with Flexible Data-Rate Specification v 1.0, Robert Bosch GmbH, April 2012
- [2] CAN 2.0 Protocol standard, Robert Bosch GmbH, Rev 3.0
- [3] Controller Area Network Basics, protocols, chips and applications, Prof. Dr.-Ing. K. Etschberger, 2001
- [4] CRC for CAN with flexible data rate (CAN FD) Whitepaper
- [5] TODO: Dokument o celom systeme!
- [6] Implementation of unconventional CAN controller in VHDL, Diploma Thesis, Dušan Hamza, Czech technical university, 2013
- [7] Robustness of a CAN FD Bus System About Oscillator Tolerance and Edge Deviations, Dr. Arthur Mutter, Robert Bosch GmbH, 2013
- [8] SJA1000 Standalone CAN Controller, Philips Semiconductors, January 2000
- [9] TJA1041 High speed CAN transceiver Rev. 06, December 2007, NXP Semiconductors
- [10] ModelSim Advanced verification and debugging SE Command Reference, Mentor Graphics, v 6.0 November 2004
- [11] VHDL guidlines for synthesis, Siemens semiconductor group
- [12] FPGA prakticky Realizace číslicových systémů pro hradlová pole, Jakub Šťastný, BEN Technická literatura 2011
- [13] Číslicové systémy a jazyk VHDL, Jiří Pinker, Martin Poupa, BEN Technická literatura 2006
- [14] Understanding Metastability in FPGAs, ALTERA
- [15] SAM V71, SMART ARM-based Flash MCU, Preeliminary datasheet, Atmel, February 2015
- [16] VHDL Guides, Dr. Jayram, Moorkanikara Nageswaran, Department of Computer Science University of California, http://www.ics.uci.edu/~jmoorkan/vhdlref/
- [17] Avalon Interface Specifications, ALTERA March 2015
- [18] Methods for Testing the FlexRay Start-up Mechanism, Diploma thesis, Martin Paták ,Czech Technical University in Prague, 2012
- [19] TimeQuest Timing Analyzer Quick Start Tutorial, ALTERA, December 2009

[20]