

CSE331  
ASSIGNMENT 2  
REPORT

Ahmet Ergani

161044011

## Summarization:

I have implemented:

I have implemented half, full and 32bit adder and subtractor; 2to1 and 8to1 multiplexer; left and right shifter; and the 32bit versions of the gates: AND OR XOR NOR. Then in the alu32 module, I calculated the results of additions, subtractions, shifters and gates and gave them as inputs to the 8to1 multiplexer and gave the operation specifiers as selection inputs.

## Explanation for modules:

### ADDERS:

I implemented the basic half adder. Then I implemented the full adder using this half adder. Finally I implemented the 32 bit adder by using full adder 32 times.

```
1 module half_adder(sum, carry_out, a, b);
2   input a, b;
3   output sum, carry_out;
4
5   xor sum_of_digits(sum, a, b);
6   and carry_of_sum(carry_out, a, b);
7
8 endmodule

1 module full_adder(sum, carry_out, a, b, carry_in);
2   input a, b, carry_in;
3   output sum, carry_out;
4   wire temp_sum, first_carry_out, second_carry_out;
5
6   half_adder first_sum(temp_sum, first_carry_out, a, b);
7   half_adder second_sum(sum, second_carry_out, temp_sum, carry_in);
8
9   or final_carry_out(carry_out, second_carry_out, first_carry_out);
10
11 endmodule

1 module adder_32bit(S,C,A,B,C0);
2   input [31:0] A,B;
3   input C0;
4   output C;
5   output [31:0] S;
6   wire C1,C2,C3,C4,C5,C6,C7,C8,C9,C10,C11,C12,C13,C14,C15,C16,C17,C18,C19,C20,C21,C22,C23,C24,C25,C26,C27,C28,C29,C30,C31;
7
8   full_adder FA0(S[0], C1, A[0], B[0], C0),
9             FA1(S[1], C2, A[1], B[1], C1),
10            FA2(S[2], C3, A[2], B[2], C2),
11            FA3(S[3], C4, A[3], B[3], C3),
```

## SUBTRACTOR:

I reversed the input using the not gate for each bit. Then I gave it as input to 32 bit adder and finally I added 1 to the result using -again- the 32 bit adder

```
1  module subtractor_32bit(final_sub,sign,A,B);
2  input [31:0] A,B;
3  output [31:0] final_sub;
4  output sign;
5  wire [31:0] reversedB,first_sub;
6  wire tempsign1,tempsign2;
7
8  not(reversedB[0],B[0]);
9  not(reversedB[1],B[1]);
10 not(reversedB[2],B[2]);
11 not(reversedB[3],B[3]);
12 not(reversedB[4],B[4]);
13 not(reversedB[5],B[5]);
14 not(reversedB[6],B[6]);
15 not(reversedB[7],B[7]);
16 not(reversedB[8],B[8]);
17 not(reversedB[9],B[9]);
18 not(reversedB[10],B[10]);
19 not(reversedB[11],B[11]);
20 not(reversedB[12],B[12]);
21 not(reversedB[13],B[13]);
22 not(reversedB[14],B[14]);
23 not(reversedB[15],B[15]);
24 not(reversedB[16],B[16]);
25 not(reversedB[17],B[17]);
26 not(reversedB[18],B[18]);
27 not(reversedB[19],B[19]);
28 not(reversedB[20],B[20]);
29 not(reversedB[21],B[21]);
30 not(reversedB[22],B[22]);
31 not(reversedB[23],B[23]);
32 not(reversedB[24],B[24]);
33 not(reversedB[25],B[25]);
34 not(reversedB[26],B[26]);
35 not(reversedB[27],B[27]);
36 not(reversedB[28],B[28]);
37 not(reversedB[29],B[29]);
38 not(reversedB[30],B[30]);
39 not(reversedB[31],B[31]);
40
41 adder_32bit subtract(first_sub,temp sign1,A,reversedB,1'b0);
42 adder_32bit finalize(final_sub,temp sign2,first_sub,1,1'b0);
43 or(sign,temp sign1,temp sign2);
44
45 endmodule
```

## AND OR NOR XOR:

I implemented the 32 bit version of this gates by using the subject gate for each bits of my inputs. (Going to give just one example because logic is same amongst them)

```
1  module or_32bit(R,A,B);
2  input [31:0] A,B;
3  output [31:0] R;
4
5  or(R[0],A[0],B[0]);
6  or(R[1],A[1],B[1]);
7  or(R[2],A[2],B[2]);
8  or(R[3],A[3],B[3]);
9  or(R[4],A[4],B[4]);
10 or(R[5],A[5],B[5]);
11 or(R[6],A[6],B[6]);
12 or(R[7],A[7],B[7]);
13 or(R[8],A[8],B[8]);
14 or(R[9],A[9],B[9]);
15 or(R[10],A[10],B[10]);
16 or(R[11],A[11],B[11]);
17 or(R[12],A[12],B[12]);
18 or(R[13],A[13],B[13]);
19 or(R[14],A[14],B[14]);
20 or(R[15],A[15],B[15]);
21 or(R[16],A[16],B[16]);
22 or(R[17],A[17],B[17]);
23 or(R[18],A[18],B[18]);
24 or(R[19],A[19],B[19]);
25 or(R[20],A[20],B[20]);
26 or(R[21],A[21],B[21]);
27 or(R[22],A[22],B[22]);
28 or(R[23],A[23],B[23]);
29 or(R[24],A[24],B[24]);
30 or(R[25],A[25],B[25]);
31 or(R[26],A[26],B[26]);
32 or(R[27],A[27],B[27]);
33 or(R[28],A[28],B[28]);
34 or(R[29],A[29],B[29]);
35 or(R[30],A[30],B[30]);
36 or(R[31],A[31],B[31]);
37
38 endmodule
```

## MULTIPLEXERS:

I implemented the basic 2to1 mux. Then by using 7 of them, I implemented the 8to1 mux. Also -for my ease- I implemented a 2to1 mux that takes 32 bit inputs too.

```
1 module mux_2x1(R,A,B,S);
2   input A,B,S;
3   output R;
4   wire t1,t2,t3;
5
6   not(t1,S);
7   and(t2,B,S);
8   and(t3,t1,A);
9   or(R,t2,t3);
10
11 endmodule

1 module mux_2x1_32bit(R,A,B,S);
2   input [31:0] A,B;
3   input S;
4   output [31:0] R;
5
6   mux_2x1 mux0(R[0],A[0],B[0],S);
7   mux_2x1 mux1(R[1],A[1],B[1],S);
8   mux_2x1 mux2(R[2],A[2],B[2],S);
9   mux_2x1 mux3(R[3],A[3],B[3],S);
10  mux_2x1 mux4(R[4],A[4],B[4],S);

1 module mux_8x1(R,i0,i1,i2,i3,i4,i5,i6,i7,s0,s1,s2);
2   input [31:0] i0,i1,i2,i3,i4,i5,i6,i7;
3   input s0,s1,s2;
4   output [31:0] R;
5   wire [31:0] w0,w1,w2,w3,w4,w5;
6
7   mux_2x1_32bit m0(w0,i0,i1,s0);
8   mux_2x1_32bit m1(w1,i2,i3,s0);
9   mux_2x1_32bit m2(w2,w0,w1,s1);
10
11
12  mux_2x1_32bit m3(w3,i4,i5,s0);
13  mux_2x1_32bit m4(w4,i6,i7,s0);
14  mux_2x1_32bit m5(w5,w3,w4,s1);
15
16  mux_2x1_32bit m6(R,w2,w5,s2);
17
18 endmodule
19
```

## SHIFTERS:

This was the hardest part of the homework. I implemented the 32 bit version of the 8 bit right shifter that has been showed to us at the PS. Then by using that, I implemented the left shifter. I managed to do that by inverting the first input, shifting it right, then inverting the result again. The right shift that I used to left shift is a little bit different because of the need to use rightmost digit instead of the leftmost.

```

1  module right_shift(R,A,B);
2  input [31:0] A;
3  input [4:0] B;
4  output [31:0] R;
5  wire [31:0] w0,w1,w2,w3;
6
7  mux_2x1 m0(w0[0],A[0],A[1],B[0]);
8  mux_2x1 m1(w0[1],A[1],A[2],B[0]);
9  mux_2x1 m2(w0[2],A[2],A[3],B[0]);
10 mux_2x1 m3(w0[3],A[3],A[4],B[0]);
11 mux_2x1 m4(w0[4],A[4],A[5],B[0]);
12 mux_2x1 m5(w0[5],A[5],A[6],B[0]);
13 mux_2x1 m6(w0[6],A[6],A[7],B[0]);
14 mux_2x1 m7(w0[7],A[7],A[8],B[0]);
15 mux_2x1 m8(w0[8],A[8],A[9],B[0]);
16 mux_2x1 m9(w0[9],A[9],A[10],B[0]);
17 mux_2x1 m10(w0[10],A[10],A[11],B[0]);
18 mux_2x1 m11(w0[11],A[11],A[12],B[0]);
19
20 mux_2x1 m12(w0[12],A[12],A[13],B[1]);
21 mux_2x1 m13(w0[13],A[13],A[14],B[1]);
22 mux_2x1 m14(w0[14],A[14],A[15],B[1]);
23 mux_2x1 m15(w0[15],A[15],A[16],B[1]);
24 mux_2x1 m16(w0[16],A[16],A[17],B[1]);
25 mux_2x1 m17(w0[17],A[17],A[18],B[1]);
26 mux_2x1 m18(w0[18],A[18],A[19],B[1]);
27 mux_2x1 m19(w0[19],A[19],A[20],B[1]);
28 mux_2x1 m20(w0[20],A[20],A[21],B[1]);
29 mux_2x1 m21(w0[21],A[21],A[22],B[1]);
30 mux_2x1 m22(w0[22],A[22],A[23],B[1]);
31 mux_2x1 m23(w0[23],A[23],A[24],B[1]);
32 mux_2x1 m24(w0[24],A[24],A[25],B[1]);
33 mux_2x1 m25(w0[25],A[25],A[26],B[1]);
34 mux_2x1 m26(w0[26],A[26],A[27],B[1]);
35 mux_2x1 m27(w0[27],A[27],A[28],B[1]);
36 mux_2x1 m28(w0[28],A[28],A[29],B[1]);
37 mux_2x1 m29(w0[29],A[29],A[30],B[1]);
38 mux_2x1 m30(w0[30],A[30],A[31],B[1]);
39
40 mux_2x1 x29(w2[29],w1[29],w1[31],B[2]);
41 mux_2x1 x30(w2[30],w1[30],w1[31],B[2]);
42 buf(w2[31],w1[31]);
43
44 mux_2x1 y28(w3[28],w2[28],w2[31],B[3]);
45 mux_2x1 y29(w3[29],w2[29],w2[31],B[3]);
46 mux_2x1 y30(w3[30],w2[30],w2[31],B[3]);
47 buf(w3[31],w2[31]);

```

```

1  module left_shift(R,A,B);
2  input [31:0] A;
3  input [4:0] B;
4  output [31:0] R;
5  wire [31:0] right,inverteded;
6
7  buf(inverteded[0],A[31]);
8  buf(inverteded[1],A[30]);
9  buf(inverteded[2],A[29]);
10 buf(inverteded[3],A[28]);
11 buf(inverteded[4],A[27]);
12 buf(inverteded[5],A[26]);
13
14 buf(inverteded[6],A[25]);
15 buf(inverteded[7],A[24]);
16 buf(inverteded[8],A[23]);
17 buf(inverteded[9],A[22]);
18 buf(inverteded[10],A[21]);
19 buf(inverteded[11],A[20]);
20 buf(inverteded[12],A[19]);
21 buf(inverteded[13],A[18]);
22 buf(inverteded[14],A[17]);
23 buf(inverteded[15],A[16]);
24 buf(inverteded[16],A[15]);
25 buf(inverteded[17],A[14]);
26 buf(inverteded[18],A[13]);
27 buf(inverteded[19],A[12]);
28 buf(inverteded[20],A[11]);
29 buf(inverteded[21],A[10]);
30 buf(inverteded[22],A[9]);
31 buf(inverteded[23],A[8]);
32 buf(inverteded[24],A[7]);
33 buf(inverteded[25],A[6]);
34 buf(inverteded[26],A[5]);
35 buf(inverteded[27],A[4]);
36 buf(inverteded[28],A[3]);
37 buf(inverteded[29],A[2]);
38 buf(inverteded[30],A[1]);
39 buf(inverteded[31],A[0]);
40
41 right_for_left a(right,inverteded,B);
42
43 buf(R[0],right[31]);
44 buf(R[1],right[30]);
45 buf(R[2],right[29]);


```

```


1  module right_for_left(R,A,B);
2  input  [31:0] A;
3  input  [4:0] B;
4  output [31:0] R;
5  wire  [31:0] w0,w1,w2,w3;
6
7  mux_2x1 m0(w0[0],A[0],A[1],B[0]);
8  mux_2x1 m1(w0[1],A[1],A[2],B[0]);
9  mux_2x1 m2(w0[2],A[2],A[3],B[0]);
10 mux_2x1 m3(w0[3],A[3],A[4],B[0]);
11 mux_2x1 m4(w0[4],A[4],A[5],B[0]);
12 mux_2x1 m5(w0[5],A[5],A[6],B[0]);
13 mux_2x1 m6(w0[6],A[6],A[7],B[0]);
14 mux_2x1 m7(w0[7],A[7],A[8],B[0]);
15 mux_2x1 m8(w0[8],A[8],A[9],B[0]);
16 mux_2x1 m9(w0[9],A[9],A[10],B[0]);
17 mux_2x1 m10(w0[10],A[10],A[11],B[0]);
18 mux_2x1 m11(w0[11],A[11],A[12],B[0]);
19 mux_2x1 m12(w0[12],A[12],A[13],B[0]);
20 mux_2x1 m13(w0[13],A[13],A[14],B[0]);
21 mux_2x1 m14(w0[14],A[14],A[15],B[0]);
22 mux_2x1 m15(w0[15],A[15],A[16],B[0]);
23 mux_2x1 m16(w0[16],A[16],A[17],B[0]);
24 mux_2x1 m17(w0[17],A[17],A[18],B[0]);
25 mux_2x1 m18(w0[18],A[18],A[19],B[0]);
26 mux_2x1 m19(w0[19],A[19],A[20],B[0]);
27 mux_2x1 m20(w0[20],A[20],A[21],B[0]);
28 mux_2x1 m21(w0[21],A[21],A[22],B[0]);
29 mux_2x1 m22(w0[22],A[22],A[23],B[0]);
30 mux_2x1 m23(w0[23],A[23],A[24],B[0]);
31 mux_2x1 m24(w0[24],A[24],A[25],B[0]);
32 mux_2x1 m25(w0[25],A[25],A[26],B[0]);
33 mux_2x1 m26(w0[26],A[26],A[27],B[0]);
34 mux_2x1 m27(w0[27],A[27],A[28],B[0]);
35 mux_2x1 m28(w0[28],A[28],A[29],B[0]);
36 mux_2x1 m29(w0[29],A[29],A[30],B[0]);
37 mux_2x1 m30(w0[30],A[30],A[31],B[0]);
38 mux_2x1 m31(w0[31],A[31],1'b0,B[0]);
39
40 mux_2x1 n0(w1[0],w0[0],w0[2],B[1]);
41 mux_2x1 n1(w1[1],w0[1],w0[3],B[1]);
42 mux_2x1 n2(w1[2],w0[2],w0[4],B[1]);
43 mux_2x1 n3(w1[3],w0[3],w0[5],B[1]);

```


## IMAGES OF THE STRUCTURE



My alu32



32 bit module using 32 AND gates




my 8to1 multiplexer which consists of 7 2to1 multiplexer







My full adders in 32 bit adder



A full adder



My 32 bit subtractor (uses 32bit adder as mentioned)



Right shifter the uses lots of 2to1 multiplexers

**NOTES:**

- I ignored the carry outs in addition and did not use the sign output
- I am late to upload this assignment because I was really ill (not a excuse just a context)