CSE331 ASSIGNMENT 3 REPORT

Ahmet Ergani 161044011

Summarization:

I have implemented a Controller unit and a Register module and modified the right shift module in the ALU in the previous assignment. Then I designed a single-cycle datapath with the Controller, the Register module, the ALU from previous assignment and 2 multiplexers.

Explanation for modules:

ALU:


I added a new parameter to the right shift module in the ALU.

```
module right shift(R,A,B,S);
```

I determine whether I should feed the result with a "0" or the most significant bit by using an AND gate

```
and a0 (feed0, S, A[31]);
buf b0 (w0[31], feed0); (feed0 is what I am gonna feed the result with)
```

For this assignment the ALU always sends "0" as selection bit to right shift module Remaining modules and the design of the ALU are the same as the previous assignment



Controller:

5 output bits are expected from Controller unit

- -sltu signal
- -shift signal
- -3 bit ALUop signal


shift = func[5]' because func[5] is only "0" at shift cases

sltu = func[3] because func[3] is only "1" at sltu case


S0 = f5'f1 + f2f0

S1 = f1 XNOR f2


S2 = f5' + f1




Register:



Resulting datapath that uses these modules is:



I divided the instruction as necessary and connected them to the appropriate ports.



TEST CASE

add s2 s0 s1 addu s2 s2 s6 sub s3 s2 s1 subu s3 s3 s6 s11 s1 s1 1 sr1 s0 s0 2 s1tu s6 s0 s1 and s4 s5 s0 or s0 s0 s1 nor s7 s7 s8

		INITIAL STAT	Έ	VALUES AFTER INSTRUCTIONS									
ADDRESS		BINARY	DECIMAL	add	addu	sub	subu	sll	srl	sltu	and	or	nor
s0	\$16	1100000	96	96	96	96	96	96	24	24	24	56	5
s 1	\$17	10000	16	16	16	16	16	32	32	32	32	32	3
s2	\$18	10001	17	112	113	113	113	113	113	113	113	113	113
s3	\$19	100001	33	33	33	97	96	96	96	96	96	96	9
s 4	\$20	1000010	66	66	66	66	66	66	66	66	16	16	10
s5	\$21	10000	16	16	16	16	16	16	16	16	16	16	10
s6	\$22	1	1	1	1	1	1	1	1	1	1	1	
RESULT				112	113	97	96	32	24	1	16	56	

SCREENSHOTS



Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings

Running Quartus II 64-Bit Netlist Viewers Preprocess

Command: quartus_npp project03 -c project03 --netlist_type=sgate

Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings

```
VSIM 5> step -current

# rs = 16, rt = 17, rd = 18, func = 100000, shamt = 0, result = 112

# rs = 18, rt = 22, rd = 18, func = 100001, shamt = 0, result = 113

# rs = 18, rt = 17, rd = 19, func = 100010, shamt = 0, result = 97

# rs = 19, rt = 22, rd = 19, func = 100011, shamt = 0, result = 96

# rs = 17, rt = 0, rd = 17, func = 000000, shamt = 1, result = 32

# rs = 16, rt = 0, rd = 16, func = 000010, shamt = 2, result = 24

# rs = 16, rt = 17, rd = 20, func = 101011, shamt = 0, result = 1

# rs = 21, rt = 16, rd = 20, func = 100100, shamt = 0, result = 16

# rs = 16, rt = 17, rd = 16, func = 100101, shamt = 0, result = 56

# rs = 23, rt = 24, rd = 23, func = 100111, shamt = 0, result = 7
```

