# CSE331 ASSIGNMENT 2 REPORT

Ahmet Ergani 161044011

# **Summarization:**

# I have implemented:

I have implemented half, full and 32bit adder and subtractor; 2to1 and 8to1 multiplexer; left and right shifter; and the 32bit versions of the gates: AND OR XOR NOR. Then in the alu32 module, I calculated the results of additions, subtractions, shifters and gates and gave them as inputs to the 8to1 multiplexer and gave the operation specifiers as selection inputs.

# **Explanation for modules:**

## **ADDERS:**

I implemented the basic half adder. Then I implemented the full adder using this half adder. Finally I implemented the 32 bit adder by using full adder 32 times.

```
module full adder(sum, carry out, a, b, carry in);
      module half adder(sum, carry out, a, b);
     input a, b;
                                                     output sum, carry_out;
wire temp_sum, first_carry_out, second_carry_out;
3
     output sum, carry out;
4
                                                   half_adder first_sum(temp_sum, first_carry_out, a, b);
half_adder second_sum(sum, second_carry_out, temp_sum, carry_in);
5
     xor sum of digits(sum, a, b);
     and carry_of_sum(carry_out, a, b);
                                                     or final carry out (carry out, second carry out, first carry out);
8
      endmodule
                                                    endmodule
 1
        module adder_32bit(S,C,A,B,C0);
 2
       input [31:0] A,B;
 3
        input C0;
 4
        output C;
 5
        output [31:0] S;
 6
        wire C1,C2,C3,C4,C5,C6,C7,C8,C9,C10,C11,C12,C13,C14,C15,C16,C17,C18,C
 7
 8
        full adder FAO(S[0], Cl, A[0], B[0], CO),
 9
                         FA1(S[1], C2, A[1], B[1], C1),
10
                         FA2(S[2], C3, A[2], B[2], C2),
                         FA3(S[31, C4, A[31, B[31, C3),
```

### **SUBTRACTOR:**

I reversed the input using the not gate for each bit. Then I gave it as input to 32 bit adder and finally I added 1 to the result using -again- the 32 bit adder

```
module subtractor 32bit(final sub, sign, A, B);
    input [31:0] A,B;
3
     output [31:0] final sub;
4
    output sign;
    wire [31:0] reversedB, first sub;
    wire tempsignl, tempsign2;
6
8
    not(reversedB[0],B[0]);
    not(reversedB[1],B[1]);
not(reversedB[29],B[29]);
38
    not (reversedB[30],B[30]);
39
    not (reversedB[31],B[31]);
40
      adder_32bit subtract(first sub,tempsignl,A,reversedB,l'b0);
41
42
     adder 32bit finalize(final sub,tempsign2,first sub,1,1'b0);
43
      or(sign, tempsign1, tempsign2);
44
45
      endmodule
```

# AND OR NOR XOR:

I implemented the 32 bit version of this gates by using the subject gate for each bits of my inputs. (Going to give just one example because logic is same amongst them)

```
module or 32bit(R,A,B);
    input [31:0] A,B;
 3
    output [31:0] R;
 5 or(R[0],A[0],B[0]);
 6 or(R[1],A[1],B[1]);
 7 or(R[2],A[2],B[2]);
     or(R[3],A[3],B[3]);
     or(R[4],A[4],B[4]);
10 or(R[5],A[5],B[5]);
11 or(R[6],A[6],B[6]);
12 or(R[7],A[7],B[7]);
13 or(R[8],A[8],B[8]);
14 or(R[9],A[9],B[9]);
15 or(R[10],A[10],B[10]);
16 or(R[11],A[11],B[11]);
17 or(R[12],A[12],B[12]);
```

### **MULTIPLEXERS:**

I implemented the basic 2to1 mux. Then by using 7 of them, I implemented the 8to1 mux. Also -for my ease- I implemented a 2to1 mux that takes 32 bit inputs too.

```
module mux 2x1(R,A,B,S);
                                module mux 2x1 32bit(R,A,B,S);
    input A,B,S;
                           2
                                input [31:0] A,B;
3
    output R;
                           3
                                input S;
4
    wire tl,t2,t3;
5
                               output [31:0] R;
                           4
6
    not(t1,S);
                           5
7
     and(t2,B,S);
                           6
                               mux 2x1 mux0(R[0],A[0],B[0],S);
8
     and(t3,t1,A);
                           7
                               mux 2x1 mux1(R[1],A[1],B[1],S);
9
    or(R,t2,t3);
                           8 mux 2x1 mux2(R[2],A[2],B[2],S);
10
                           9 mux_2x1 mux3(R[3],A[3],B[3],S);
11
    endmodule
                          10 mux 2x1 mux4(R[4],A[4],B[4],S);
    module mux 8x1(R,i0,i1,i2,i3,i4,i5,i6,i7,s0,s1,s2);
     input [31:0] i0,i1,i2,i3,i4,i5,i6,i7;
2
3
    input s0,s1,s2;
4
    output [31:0] R;
5
    wire [31:0] w0,w1,w2,w3,w4,w5;
6
7
    mux 2xl 32bit m0(w0,i0,i1,s0);
8
   mux 2xl 32bit ml(wl,i2,i3,s0);
9
     mux 2xl 32bit m2(w2,w0,w1,s1);
10
11
12
     mux 2x1 32bit m3(w3,i4,i5,s0);
13  mux 2x1 32bit m4(w4,i6,i7,s0);
14
     mux 2x1 32bit m5(w5,w3,w4,s1);
15
16
     mux 2xl 32bit m6(R,w2,w5,s2);
17
18
     endmodule
19
```

### **SHIFTERS:**


This was the hardest part of the homework. I implemented the 32 bit version of the 8 bit right shifter that has been showed to us at the PS. Then by using that, I implemented the left shifter. I managed to do that by inverting the first input, shifting it right, then inverting the result again. The right shift that I used to left shift is a little bit different because of the need to use rightmost digit instead of the leftmost.


```
1
      module right shift(R,A,B);
 2
      input [31:0] A;
 3
      input [4:0] B;
 4
      output [31:0] R;
      wire [31:0] w0,w1,w2,w3;
 5
 6
 7
      mux 2x1 m0(w0[0],A[0],A[1],B[0]);
 8
      mux 2x1 ml(w0[1],A[1],A[2],B[0]);
 9
      mux 2x1 m2(w0[2],A[2],A[3],B[0]);
10
      mux 2x1 m3(w0[3],A[3],A[4],B[0]);
11
      mux 2x1 m4(w0[4],A[4],A[5],B[0]);
12
      mux 2x1 m5(w0[5],A[5],A[6],B[0]);
13
      mux 2x1 m6(w0[6],A[6],A[7],B[0]);
14
      mux 2x1 m7(w0[7],A[7],A[8],B[0]);
15
      mux 2x1 m8(w0[8],A[8],A[9],B[0]);
16
      mux 2x1 m9(w0[9],A[9],A[10],B[0]);
17
      mux 2x1 m10(w0[10],A[10],A[11],B[0]);
18
      mux 2x1 mll(w0[11],A[11],A[12],B[0]);
 102
       mux 2x1 x29(w2[29],w1[29],w1[31],B[2]);
 103
        mux 2x1 x30(w2[30],w1[30],w1[31],B[2]);
 104
        buf(w2[31],w1[31]);
105
TOA
       mux_4x1 y40(w3[40], w4[40], w4[31], D[3]);
135
       mux 2x1 y29(w3[29],w2[29],w2[31],B[3]);
136
       mux 2x1 y30(w3[30],w2[30],w2[31],B[3]);
137
       buf(w3[31],w2[31]);
```

```
module left shift(R,A,B);
 1
 2
      input [31:0] A;
 3
      input [4:0] B;
 4
      output [31:0] R;
 5
      wire [31:0] right, inverteded;
 6
 7
      buf(inverteded[0],A[31]);
 8
      buf(inverteded[1],A[30]);
 9
      buf(inverteded[2],A[29]);
10
      buf(inverteded[3],A[28]);
11
      buf(inverteded[4],A[27]);
12
      buf(inverteded[5],A[26]);
37
      buf(inverteded[30],A[1]);
      buf(inverteded[31],A[0]);
38
39
40
      right for left a(right,inverteded,B);
41
42
      buf(R[0], right[31]);
43
      buf(R[1], right[30]);
44
      buf(R[2], right[29]);
```


```
1
      module right for left(R,A,B);
 2
      input [31:0] A;
 3
      input [4:0] B;
 4
      output [31:0] R;
 5
      wire [31:0] w0,w1,w2,w3;
 6
 7
     mux 2x1 m0(w0[0],A[0],A[1],B[0]);
 8
     mux 2x1 m1(w0[1],A[1],A[2],B[0]);
 9
      mux 2x1 m2(w0[2],A[2],A[3],B[0]);
10
      mux 2x1 m3(w0[3],A[3],A[4],B[0]);
11
      mux 2x1 m4(w0[4],A[4],A[5],B[0]);
12
      mux_2x1 m5(w0[5],A[5],A[6],B[0]);
13
      mux 2x1 m6(w0[6],A[6],A[7],B[0]);
14
     mux 2x1 m7(w0[7],A[7],A[8],B[0]);
15
     mux 2x1 m8(w0[8],A[8],A[9],B[0]);
16
      mux_2x1 m9(w0[9],A[9],A[10],B[0]);
17 mux 2x1 m10(w0[10].A[10].A[11].B[0]):
 37
       mux 2x1 m30(w0[30],A[30],A[31],B[0]);
 38
       mux 2x1 m31(w0[31],A[31],1'b0,B[0]);
 39
 40
       mux 2x1 n0(w1[0],w0[0],w0[2],B[1]);
 41
       mux 2x1 n1(w1[1],w0[1],w0[3],B[1]);
 42
       mux 2x1 n2(w1[2],w0[2],w0[4],B[1]);
 43
       mux 2x1 n3(w1[3],w0[3],w0[5],B[1]);
```

# **IMAGES OF THE STRUCTURE**







32 bit module using 32 AND gates




my 8to1 multiplexer which consists of 7 2to1 multiplexer




My full adders in 32 bit adder



A full adder



My 32 bit subtractor (uses 32bit adder as mentioned)



Right shifter the uses lots of 2to1 multiplexers

# **NOTES:**

- -I ignored the carry outs in addition and did not use the sign output
- -I am late to upload this assignment because I was really ill (not a excuse just a context)