CSE331 ASSIGNMENT 4 REPORT

Ahmet Ergani 161044011

Summarization:

I have implemented a new controller unit, slightly modified the register unit, added data memory, instruction memort and nextPC unit and implemented a whole new datapath using this new modules and the previous modules

Explanation for modules:

Controller unit:

It has 2 input (opcode/funct code, R) and 13 outputs

R is 1 if instruction is R-type, 0 otherwise

Calculated results of the outputs are:

ALUop[0] : op[5]'.op[1] + op[2].op[0]

ALUop[1] : R'.op[2] + op[2]'.op[1]'

ALUop[2] : op[5]'.op[3]' + R.op[1]

Branch : R'.op[3]'.op[1]'

memRead: R'.op[3]'.op[0]

 $memWrite \ : \qquad R'.op[3].op[1]$

memtoReg : R'.op[1]

ALUsrc : R'.op[3] + R'.op[2]'


regWrite : R + op[3]'.op[0] + op[5]'.op[3]

regDst : R

shift : R.op[5]'


sltu : R.op[3]

jump : R'.op[2]'.op[0]'




Register unit:

Only different part from the previous project is writing to file does not happen every negedge but happens when either read_reg is changed




Data Memory unit:

Writes to file at posedge if the mem_write signal is 1. Reads from file when the address has changed and mem_read signal is 1



Instruction Memory unit:

Reads the necessary instruction from the file when the address is changed



nextPC unit:

There are 4 cases:


Case1: Initial state. Old address is xxxxxxxxx...xxxxxxx. New addres should be 0

Case2: Normal. New address should be old address + 1

Case3: Branch: If eq is 0, new address should be old address + immediate + 1


If eq is not 0, Case2

Case4: Jump. New address should be old address + target + 1




Resulting Datapath


GENERAL VIEW




LEFT PART



MID PART




RIGHT PART



Testing

ScreenShots



```
Transcript =====
add wave -position insertpoint \
sim:/mips32 single cycle testbench/datapath/clk \
sim:/mips32 single cycle_testbench/datapath/new_addr \
sim:/mips32 single cycle testbench/datapath/imm \
sim:/mips32 single cycle testbench/datapath/w0 \
sim:/mips32 single cycle testbench/datapath/wl \
sim:/mips32 single cycle testbench/datapath/shift input \
sim:/mips32 single cycle testbench/datapath/ALU result \
sim:/mips32 single cycle testbench/datapath/sltu result \
sim:/mips32_single_cycle_testbench/datapath/address_input \
sim:/mips32_single_cycle_testbench/datapath/memory_output \
sim:/mips32_single_cycle_testbench/datapath/result \
sim:/mips32 single cycle testbench/datapath/instruction \
sim:/mips32 single cycle testbench/datapath/rs \
sim:/mips32 single cycle testbench/datapath/rt \
sim:/mips32 single cycle testbench/datapath/opcode \
sim:/mips32 single cycle testbench/datapath/rd input \
sim:/mips32 single cycle testbench/datapath/ALUop \
sim:/mips32 single cycle testbench/datapath/branch \
sim:/mips32 single cycle testbench/datapath/memRead \
sim:/mips32 single cycle testbench/datapath/memWrite \
sim:/mips32 single cycle testbench/datapath/memtoReg \
sim:/mips32 single cycle testbench/datapath/ALUsrc \
sim:/mips32 single cycle testbench/datapath/regWrite \
sim:/mips32_single_cycle_testbench/datapath/regDst \
sim:/mips32_single_cycle_testbench/datapath/shift \
sim:/mips32_single_cycle_testbench/datapath/sltu \
sim:/mips32 single cycle testbench/datapath/jump \
sim:/mips32 single cycle testbench/datapath/R
VSIM 95> sten -current
```