Snippets for the implemented

```
    ■ Testbench.sv U X

                ■ Uart_packet.sv U
                                                         ≣ run.do U
Welcome
Assigment4 > ≡ Testbench.sv
       module uart tb(uart if.TEST interface test);
           import enum pkg::*;
           import uart packet::*;
           functionsImp func imp;
           covergroup class cg inst;
           bit [9:0] actual queue[$];
           bit [9:0] expected value[$];
           initial begin
               func imp = new();
 11
               cg_inst = new();
               do begin
                   @(negedge interface test.tx busy);
                   generate stimulus(func imp);
                   drivestim(func_imp);
                   collect output(func imp);
                   golden model(expected value);
                   check_output(actual_queue, expected_value);
               end while (cg inst.cg.get coverage() < 100);</pre>
               $display("Coverage Reached 100");
               $stop;
           end
           function automatic void generate stimulus(ref functionsImp f);
               assert (f.randomize()) else begin
                   $display("Randomization failed!");
                   $stop;
           endfunction
           task automatic drivestim(ref functionsImp f);
               @(negedge interface test.clk);
               interface test.data in
                                           = f.data in;
               interface test.parity en = f.parity en;
```

```
■ Uart_packet.sv U
     module uart_tb(uart_if.TEST interface_test);
         task automatic drivestim(ref functionsImp f);
             interface_test.even_parity = f.even_parity;
             @(negedge interface test.clk):
             interface_test.tx_start = 0;
            cg_inst.sample(f);
         endtask
         function automatic void golden_model(ref bit [9:0] expected_value[$]);
            expected_value.delete();
expected_value.push_back(0); // Start bit
            for (int j = 0; j < 8; j++) begin
    expected_value.push_back(interface_test.data_in[j]);</pre>
            if (interface_test.parity_en) begin
bit par_value = (interface_test.even_parity) ? ~(^interface_test.data_in) : (^interface_test.data_in);
                expected_value.push_back(par_value);
             int bits_to_collect = f.parity_en ? 11 : 10;
             for (i = 0; i < bits_to_collect; i++) begin
@(negedge interface_test.clk);</pre>
            if (!f.parity_en) collected[10] = 1;
actual_queue.push_back(collected);
ssigment4 > \( \bigsigment4 \)
    module uart_tb(uart_if.TEST interface_test);
         task automatic collect_output(ref functionsImp f);
            for (i = 0; i < bits_to_collect; i++) begin
@(negedge interface_test.clk);</pre>
            actual_queue.push_back(collected);
```

Snippets for functional coverage report

Coverage Report by instance with details

```
Details=============
Toggle Coverage for instance /top/tb_if_inst --
                  Node 1H->0L 0L->1H "Coverage"
               data_in[0-7] 0 0 0.00
even_parity 0 0 0.00
parity_en 0 0 0.00
rst_n 0 1 50.00
tx 0 0 0.00
                                    0.00
                                    0.00
                                    0.00
                 tx_busy 0 0 0.00
tx_start 1 0 50.00
Total Node Count =
                15
Toggled Node Count =
Untoggled Node Count = 14
Toggle Coverage = 13.33% (4 of 30 bins)
______
=========
=== Instance: /top/uart_top
=== Design Unit: work.uart tx
______
Branch Coverage:
 Enabled Coverage Bins Hits Misses Coverage
               16 4 12 25.00%
========Branch
Branch Coverage for instance /top/uart top
 Line Item
                   Count Source
File uart_tx.sv
-----IF Branch------
 15
                   4 Count coming in to IF
 15
        1
                    3
 22
                    1
Branch totals: 2 hits of 2 branches = 100.00%
          ------CASE Branch-----
                1 Count coming in to CASE
 23
 24 1
35 1
                   1
                 ***0***
                 ***0***
 39
       1
```

-----IF Branch-----

0 ***0***

0 All False Count

50

54

1

1

Branch totals: 1 hit of 6 branches = 16.66%

```
27
                     1 Count coming in to IF
                   ***0***
 27
                     1 All False Count
Branch totals: 1 hit of 2 branches = 50.00%
 -----IF Branch------
                  ***0*** Count coming in to IF
 30 1
30 2
                   ***0***
                   ***0***
Branch totals: 0 hits of 2 branches = 0.00%
-----IF Branch------
                  ***0*** Count coming in to IF
                   ***0***
 43
                  ***0*** All False Count
Branch totals: 0 hits of 2 branches = 0.00%
       -----IF Branch-----
                   ***0***
 44
                          Count coming in to IF
 44
 46 1
Branch totals: 0 hits of 2 branches = 0.00%
Condition Coverage:
 Enabled Coverage Bins Covered Misses Coverage
                  - ---- ------
1 0 1 0.00%
======Condition
Condition Coverage for instance /top/uart_top --
File uart tx.sv
-----Focused Condition View-----
     43 Item 1 (bit cnt == 7)
Condition totals: 0 of 1 input term covered = 0.00%
  Input Term Covered Reason for no coverage Hint
(bit_cnt == 7) N No hits Hit '_0' and '_1'
  Rows: Hits FEC Target Non-masking condition(s)
Row 1: ***0*** (bit cnt == 7) 0 -
Row 2: ***0*** (bit_cnt == 7)_1
Expression Coverage:
 Enabled Coverage Bins Covered Misses Coverage
                  3 0 3 0.00%
======Expression
```

```
Expression Coverage for instance /top/uart_top --
```

File uart tx.sv -----Focused Expression View (Bimodal)-----Line 30 Item 1 (even parity? ~^data in: ^data in) Expression totals: 0 of 3 input terms covered = 0.00% Input Term Covered Reason for no coverage Hit '_0' and '_1' for different outputs
Hit '_0' and '_1' for different outputs
Hit '_0' and '_1' for different outputs Hit '_0' and '_1' for different outputs even_parity N No hits ~^data_in N No hits ^data_in N No hits

Rows: Hits(->0) Hits(->1) FEC Target Non-masking condition(s)

Hint

 Row 1:
 0
 0 even_parity_0

 Row 2:
 0
 0 even_parity_1

 Row 3:
 0
 0 ~^data_in_0 even_parity

 Row 4:
 0
 0 ~^data_in_1 even_parity

 Row 5:
 0
 0 data_in_0 ~even_parity

 Row 6:
 0
 0 data_in_1 ~even_parity

FSM Coverage:

Enabled Coverage Bins Hits Misses Coverage FSM States 5 1 4 20.00% 9 0 9 0.00% FSM Transitions 9 0.00%

=========FSM

FSM Coverage for instance /top/uart_top --

FSM ID: state

Current State Object: state

State Value MapInfo:

Line	State Name	Value
24	IDLE	0
35	START	1
39	DATA	2
54	STOP	4
50	PARITY	3
Cove	ered States :	

State Hit count IDLE

Uncovered States:

State

START

DATA STOP PARITY

Uncovered Transitions:

Trans_ID	Transition
0	IDLE -> START
1	START -> DATA
2	START -> IDLE
3	DATA -> STOP
4	DATA -> PARITY
5	DATA -> IDLE
6	STOP -> IDLE
7	PARITY -> STOP
8	PARITY -> IDLE
	 0 1 2 3 4 5 6 7

Summary	Bins	Hits	Misses Coverage	
FSM States	5	1	4 20.00%	
FSM Transitions	9	0	9 0.00%	
Statement Coverage:				
Enabled Coverage	Bins	Н	its Misses Coverage	е
Statements	25	9	16 36.00%	

Statement Coverage for instance /top/uart_top --

Line	Item	Count	Source
File uart	t_tx.sv		
14	1	4	
16	1	3	
17	1	3	
18	1	3	
19	1	3	
20	1	3	
21	1	3	
25	1	1	
26	1	1	
28	1	***0***	
29	1	***0***	
30	1	***0***	
31	1	***0***	
32	1	***0***	
36	1	***0***	
37	1	***0***	
40	1	***0***	
41	1	***0***	
42	1	***0***	
45	1	***0***	
47	1	***0***	
51	1	***0***	

```
52 1
55 1
                ***0***
                ***0***
                ***0***
 56
        1
Toggle Coverage:
 Enabled Coverage Bins Hits Misses Coverage
                32 0 32 0.00%
=======Toggle
Toggle Coverage for instance /top/uart_top --
                 Node 1H->0L 0L->1H "Coverage"
             bit_cnt[0-3] 0 0 0.00
parity_bit 0 0 0.00
shift_reg[0-7] 0 0 0.00
state[0-2] 0 0 0.00
Total Node Count =
Toggled Node Count =
Untoggled Node Count =
Toggle Coverage = 0.00% (0 of 32 bins)
______
=== Instance: /top/uart_tb_top
=== Design Unit: work.uart_tb
______
==========
Assertion Coverage:
 Assertions 1 1 0 100.00%
Name File(Line) Failure Pass
                 Count Count
/top/uart tb top/generate stimulus/immed 28
        testbench.sv(28) 0
Branch Coverage:
 Enabled Coverage Bins Hits Misses Coverage
             12 4 8 33.33%
 Branches
========Branch
Branch Coverage for instance /top/uart_tb_top
 Line
       Item
                  Count Source
File testbench.sv
  -----IF Branch------
 52
                1 Count coming in to IF
                ***0***
 52 1
```

Branch tot	als: 1 hit of 2 l	1 All False Count pranches = 50.00%	
		IE Dranala	
53		IF Branch	
53	1	***0*** Count coming in to IF ***0*** ***0***	
53	2	***O***	
		branches = 0.00%	
		IF Branch	
62		1 Count coming in to IF ***0***	
62			
62	2	1	
Branch tot	als: 1 nit of 2 t	oranches = 50.00%	
		IF Branch	
69		1 Count coming in to IF	
69	1	1	
		0 All False Count	
Branch tot	als: 1 hit of 2 b	oranches = 50.00%	
		IF Branch	
74		1 Count coming in to IF	
74	1	1	
D		***0*** All False Count	
Branch tot	ais: 1 nit of 2 t	pranches = 50.00%	
		IF Branch	
79		***0*** Count coming in to IF	
79	1	***0***	
. •	•	***0*** All False Count	
Branch tot	als: 0 hits of 2	branches = 0.00%	
	_		
	Coverage:	D: 0 1 11 0	
	_	Bins Covered Misses Coverage	
Condition	ns	3 0 3 0.00%	
		=========Condition	
		=======================================	
Dotallo			
Condition	Coverage for i	nstance /top/uart_tb_top	
	J	. – – .	
File testb			
		ndition View	
	1 Item 1 (ge	t_coverage(#dummy_covered_bins#,#dummy_total_bins#	t) <
100)			
Condition	totals: U of 1 ir	nput term covered = 0.00%	
		Input Term Covered Reason for no coverage	Hint
(get_cove	erage(#dummy Hit ' 0'	y_covered_bins#,#dummy_total_bins#) < 100) N '_0'	' not
THE	·0		
Rows:	Hits FEC	Target Non-masking	

condition(s)

```
Row 1: ***0*** (get coverage(#dummy covered bins#,#dummy total bins#) <
100) 0 -
 Row 2: 1 (get_coverage(#dummy_covered_bins#,#dummy_total_bins#) <
100) 1 -
------Focused Condition View------
Line 74 Item 1 (size(actual queue) != size(expected value))
Condition totals: 0 of 1 input term covered = 0.00%
                   Input Term Covered Reason for no coverage Hint
                  ______
 (size(actual_queue) != size(expected_value)) N '_0' not hit
                                                             Hit ' 0'
  Rows: Hits FEC Target
                                           Non-masking condition(s)
 Row 1: ***0*** (size(actual queue) != size(expected value)) 0 -
 Row 2: 1 (size(actual queue) != size(expected_value))_1 -
 -----Focused Condition View------
Line 79 Item 1 (actual queue[i] !== expected value[i])
Condition totals: 0 of 1 input term covered = 0.00%
                Input Term Covered Reason for no coverage Hint
                ------
 (actual queue[i] !== expected value[i]) N No hits
                                                       Hit '_0' and ' 1'
  Rows: Hits FEC Target
                                         Non-masking condition(s)
 Row 1: ***0*** (actual queue[i] !== expected value[i]) 0 -
 Row 2: ***0*** (actual_queue[i] !== expected_value[i])_1 -
Expression Coverage:
 Enabled Coverage Bins Covered Misses Coverage
 Expressions 3 0 3 0.00%
=======Expression
Expression Coverage for instance /top/uart_tb_top --
 File testbench.sv
-----Focused Expression View (Bimodal)-----
Line 53 Item 1 (even_parity? ~^data_in: ^data_in)
Expression totals: 0 of 3 input terms covered = 0.00%
  Input Term Covered Reason for no coverage
                                                   Hint
                               Hit '_0' and '_1' for different outputs
Hit '_0' and '_1' for different outputs
Hit '_0' and '_1' for different outputs
  even parity N No hits
   ~^data_in N No hits
^data_in N No hits
  Rows: Hits(->0) Hits(->1) FEC Target Non-masking condition(s)
```

Row	1:	0	0 even_parity_0	-
Row	2:	0	0 even_parity_1	-
Row	3:	0	0 ~^data_in_0	even_parity
Row	4:	0	0 ~^data_in_1	even_parity
Row	5:	0	0 ^data_in_0	~even_parity
Row	6:	0	0 ^data_in_1	~even_parity

Statement Coverage:

Enabled Coverage	Bins	Hit	s M	lisses	Coverage
Statements	42	33	9	78.57	' %

Statement Coverage for instance /top/uart_tb_top --

Line	Item	Count	Source
File test	tbench.sv		-
11	1	1	
12	1	1	
14	1	1	
15	1	2	
16	1	1	
17	1	1	
18	1	1	
19	1	1	
20	1	1	
23	1	***0***	
24	1	***0***	
35	1	1	
36	1	1	
37	1	1	
38	1	1	
39	1	1	
40	1	1	
41	1	1	
43	1	1	
47	1	1	
48	1	1	
49	1	1	
49	2	8	
50	1	8	
53	1	***0***	
54	1	***0***	
56	1	1	
62	1	1	
64	1	1	
65	1	1	
65	2	10	
66	1	10	
67	1	10	
69	1	1	
70	1	1	
75	1	1	

76	1	1
78	1	***0***
78	2	***0***
80	1	***0***
81	1	***0***
84	1	***0***

========== === Instance: /top

=== Design Unit: work.top

===========

Statement Coverage:

Enabled Coverage Bins Hits Misses Coverage -----

9 9 0 100.00% Statements

========Statement Details============

Statement Coverage for instance /top --

Line	Item	Count	Source
File top.	sv		
4	1	11646398	
4	2	11646397	
11	1	1	
12	1	1	
12	2	116463971	
12	3	116463970	
16	1	1	
17	1	1	
17	2	1	

Toggle Coverage:

Enabled Coverage Bins Hits Misses Coverage 4 3 1 75.00% Toggles

======Toggle

Toggle Coverage for instance /top --

Node 1H->0L 0L->1H "Coverage" rst_n 0 1 50.00

Total Node Count = Toggled Node Count = Untoggled Node Count =

75.00% (3 of 4 bins) Toggle Coverage =

==========

=== Instance: /uart_packet

=== Design Unit: work.uart_packet

===========

Covergroup Coverage:

Covergroups 1 na na 20.07% Coverpoints/Crosses 5 na na na Covergroup Bins 266 3 263 1.12%

Covergroup	Metric	Goal	Bins Status
TYPE /uart_packet/covergroup_clas	 ss/cg	20.07	% 100 -
Uncovered			
covered/total bins:	3	266	-
missing/total bins:	263	266	-
% Hit:	1.12%	100	-
Coverpoint cp1	0.39%	100	 Uncovered
covered/total bins:	1	256	-
missing/total bins:	255	256	-
% Hit:	0.39%	100	-
bin all_values[0]	0	1	- ZERO
bin all_values[1]	0	1	- ZERO
bin all_values[2]	0	1	- ZERO
bin all_values[3]	0	1	- ZERO
bin all_values[4]	0	1	- ZERO
bin all_values[5]	0	1	- ZERO
bin all_values[6]	0	1	- ZERO
bin all_values[7]	0	1	- ZERO
bin all_values[8]	0	1	- ZERO
bin all_values[9]	0	1	- ZERO
bin all_values[10]	0	1	- ZERO
bin all_values[11]	0	1	- ZERO
bin all_values[12]	0	1	- ZERO
bin all_values[13]	0	1	- ZERO
bin all_values[14]	0	1	- ZERO
bin all_values[15]	0	1	- ZERO
bin all_values[16]	0	1	- ZERO
bin all_values[17]	0	1	- ZERO
bin all_values[18]	0	1	- ZERO
bin all_values[19]	0	1	- ZERO
bin all_values[20]	0	1	- ZERO
bin all_values[21]	0	1	- ZERO
bin all_values[22]	0	1	- ZERO
bin all_values[23]	0	1	- ZERO
bin all_values[24]	0	1	- ZERO
bin all_values[25]	0	1	- ZERO
bin all_values[26]	0	1	- ZERO
bin all_values[27]	0	1	- ZERO
bin all_values[28]	0	1	- ZERO
bin all_values[29]	0	1	- ZERO
bin all_values[30]	0	1	- ZERO
bin all_values[31]	0	1	- ZERO
bin all_values[32]	0	1	- ZERO
bin all_values[33]	0	1	- ZERO
bin all_values[34]	0	1	- ZERO

bin all values[35]	0	1	- ZERO
bin all_values[36]	0	1	- ZERO
bin all values[37]	Ö	1	
			- ZERO
bin all_values[38]	0	1	- ZERO
bin all_values[39]	0	1	- ZERO
bin all_values[40]	0	1	- ZERO
bin all values[41]	0	1	- ZERO
bin all_values[42]	0	1	7550
bin all_values[43]	0	1	- ZERO
bin all_values[44]	0	1	- ZERO
bin all_values[45]	0	1	- ZERO
bin all values[46]	0	1	- ZERO
bin all values[47]	0	1	- ZERO
bin all_values[48]	0	1	7550
bin all_values[49]	0	1	- ZERO
bin all_values[50]	0	1	- ZERO
bin all_values[51]	0	1	- ZERO
bin all values[52]	0	1	- ZERO
bin all values[53]	Ö	1	- ZERO
		1	
bin all_values[54]	0		- ZERO
bin all_values[55]	0	1	- ZERO
bin all_values[56]	0	1	- ZERO
bin all_values[57]	0	1	- ZERO
bin all values[58]	0	1	- ZERO
bin all_values[59]	0	1	- ZERO
bin all_values[60]	Ö	1	- ZERO
	0	1	
bin all_values[61]			- ZERO
bin all_values[62]	0	1	- ZERO
bin all_values[63]	0	1	- ZERO
bin all_values[64]	0	1	- ZERO
bin all values[65]	0	1	- ZERO
bin all values[66]	0	1	- ZERO
bin all values[67]	Ö	1	- ZERO
	0	1	7550
bin all_values[68]			
bin all_values[69]	0	1	- ZERO
bin all_values[70]	0	1	- ZERO
bin all_values[71]	0	1	- ZERO
bin all_values[72]	0	1	- ZERO
bin all_values[73]	0	1	- ZERO
bin all_values[74]	0	1	- ZERO
bin all_values[75]	0	1	7550
bin all_values[76]	0	1	- ZERO
bin all_values[77]	0	1	- ZERO
bin all_values[78]	0	1	- ZERO
bin all_values[79]	0	1	- ZERO
bin all values[80]	0	1	- ZERO
bin all values[81]	Ö	1	- ZERO
	0	1	
bin all_values[82]			- ZERO
bin all_values[83]	0	1	- ZERO
bin all_values[84]	0	1	- ZERO
bin all_values[85]	0	1	- ZERO
bin all_values[86]	0	1	- ZERO
bin all values[87]	0	1	- ZERO
bin all_values[88]	Ö	1	- ZERO
bin all_values[89]	0	1	- ZERO
		1	
bin all_values[90]	0		- ZERO
bin all_values[91]	0	1	- ZERO

bin all values[92]	0	1	- ZERO
bin all values[93]	0	1	- ZERO
bin all values[94]	0	1	- ZERO
bin all values[95]	0	1	- ZERO
bin all values[96]	Ö	1	- ZERO
bin all_values[97]	0	1	- ZERO
bin all_values[98]	0	1	- ZERO
bin all_values[99]	0	1	- ZERO
bin all values[100]	0	1	- ZERO
bin all values[101]	0	1	- ZERO
bin all values[102]	0	1	- ZERO
bin all values[103]	0	1	7550
bin all_values[104]	0	1	- ZERO
bin all_values[105]	0	1	- ZERO
bin all_values[106]	0	1	- ZERO
bin all_values[107]	0	1	- ZERO
bin all values[108]	1	1	 Covered
bin all_values[109]	0	1	- ZERO
bin all values[110]	0	1	- ZERO
bin all values[111]	0	1	- ZERO
bin all_values[112]	0	1	- ZERO
bin all_values[113]	0	1	- ZERO
bin all_values[114]	0	1	- ZERO
bin all_values[115]	0	1	- ZERO
bin all values[116]	0	1	- ZERO
bin all values[117]	0	1	- ZERO
bin all values[118]	0	1	- ZERO
bin all_values[119]	0	1	- ZERO
bin all_values[120]	0	1	- ZERO
bin all_values[121]	0	1	- ZERO
bin all_values[122]	0	1	- ZERO
bin all_values[123]	0	1	- ZERO
bin all_values[124]	0	1	- ZERO
bin all values[125]	0	1	- ZERO
bin all values[126]	0	1	- ZERO
bin all_values[127]	0	1	- ZERO
		1	- ZERO
bin all_values[128]	0		
bin all_values[129]	0	1	- ZERO
bin all_values[130]	0	1	- ZERO
bin all_values[131]	0	1	- ZERO
bin all_values[132]	0	1	- ZERO
bin all_values[133]	0	1	- ZERO
bin all_values[134]	0	1	- ZERO
bin all values[135]	0	1	- ZERO
bin all values[136]	0	1	- ZERO
-	0	1	7550
bin all_values[137]			
bin all_values[138]	0	1	- ZERO
bin all_values[139]	0	1	- ZERO
bin all_values[140]	0	1	- ZERO
bin all_values[141]	0	1	- ZERO
bin all values[142]	0	1	- ZERO
bin all values[143]	0	1	- ZERO
bin all values[144]	Ö	1	- ZERO
bin all values[145]	0	1	- ZERO
bin all_values[146]	0	1	- ZERO
-			
bin all_values[147]	0	1	- ZERO
bin all_values[148]	0	1	- ZERO

bin all values[149]	0	1	- ZERO
bin all values[150]	0	1	- ZERO
bin all values[151]	0	1	- ZERO
bin all values[152]	0	1	- ZERO
bin all values[153]	0	1	- ZERO
bin all values[154]	0	1	- ZERO
bin all values[155]	0	1	- ZERO
bin all values[156]	Ö	1	- ZERO
bin all values[157]	Ö	1	- ZERO
bin all values[158]	Ö	1	- ZERO
bin all_values[159]	Ö	1	- ZERO
bin all values[160]	0	1	- ZERO
bin all values[161]	Ö	1	- ZERO
bin all values[162]	Ö	1	- ZERO
bin all_values[163]	0	1	- ZERO
bin all_values[164]	0	1	- ZERO
bin all values[165]	0	1	- ZERO
bin all_values[166]	0	1	- ZERO
bin all_values[166]	0	1	- ZERO
	0	1	
bin all_values[168]	0	1	- ZERO
bin all_values[169]			- ZERO
bin all_values[170]	0	1	- ZERO
bin all_values[171]	0	1	- ZERO
bin all_values[172]	0	1	- ZERO
bin all_values[173]	0	1	- ZERO
bin all_values[174]	0	1	- ZERO
bin all_values[175]	0	1	- ZERO
bin all_values[176]	0	1	- ZERO
bin all_values[177]	0	1	- ZERO
bin all_values[178]	0	1	- ZERO
bin all_values[179]	0	1	- ZERO
bin all_values[180]	0	1	- ZERO
bin all_values[181]	0	1	- ZERO
bin all_values[182]	0	1	- ZERO
bin all_values[183]	0	1	- ZERO
bin all_values[184]	0	1	- ZERO
bin all_values[185]	0	1	- ZERO
bin all_values[186]	0	1	- ZERO
bin all_values[187]	0	1	- ZERO
bin all_values[188]	0	1	- ZERO
bin all_values[189]	0	1	- ZERO
bin all_values[190]	0	1	- ZERO
bin all_values[191]	0	1	- ZERO
bin all_values[192]	0	1	- ZERO
bin all_values[193]	0	1	- ZERO
bin all_values[194]	0	1	- ZERO
bin all_values[195]	0	1	- ZERO
bin all_values[196]	0	1	- ZERO
bin all_values[197]	0	1	- ZERO
bin all values[198]	0	1	- ZERO
bin all_values[199]	0	1	- ZERO
bin all values[200]	0	1	- ZERO
bin all values[201]	0	1	- ZERO
bin all values[202]	0	1	- ZERO
bin all values[203]	0	1	- ZERO
bin all values[204]	0	1	- ZERO
bin all values[205]	Ö	1	- ZERO
	•	-	0

bin all_values[233]	bin all_values[206] bin all_values[207] bin all_values[209] bin all_values[210] bin all_values[211] bin all_values[212] bin all_values[213] bin all_values[214] bin all_values[215] bin all_values[216] bin all_values[217] bin all_values[217] bin all_values[218] bin all_values[220] bin all_values[220] bin all_values[221] bin all_values[222] bin all_values[223] bin all_values[224] bin all_values[225] bin all_values[226] bin all_values[227] bin all_values[228] bin all_values[229] bin all_values[230] bin all_values[231]		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- ZERO
bin all_values[230] bin all_values[231] bin all_values[232] bin all_values[233] bin all_values[233] bin all_values[234] bin all_values[234] bin all_values[235] bin all_values[235] bin all_values[236] bin all_values[236] bin all_values[237] bin all_values[238] bin all_values[238] bin all_values[239] bin all_values[240] bin all_values[240] bin all_values[241] bin all_values[242] bin all_values[242] bin all_values[243] bin all_values[244] bin all_values[244] bin all_values[244] bin all_values[246] bin all_values[246] bin all_values[247] bin all_values[248] bin all_values[248] bin all_values[249] bin all_values[250] bin all_values[250] bin all_values[251] bin all_values[252] bin all_values[253] bin all_values[253] bin all_values[255] Coverpoint cp2 covered/total bins: missing/total bins: missing/tot				
bin all_values[231]				
bin all_values[233]				
bin all_values[235] 0 1 - ZERO bin all_values[237] 0 1 - ZERO bin all_values[238] 0 1 - ZERO bin all_values[239] 0 1 - ZERO bin all_values[240] 0 1 - ZERO bin all_values[241] 0 1 - ZERO bin all_values[242] 0 1 - ZERO bin all_values[243] 0 1 - ZERO bin all_values[244] 0 1 - ZERO bin all_values[245] 0 1 - ZERO bin all_values[246] 0 1 - ZERO bin all_values[247] 0 1 - ZERO bin all_values[248] 0 1 - ZERO bin all_values[249] 0 1 - ZERO bin all_values[251] 0 1 - ZERO bin all_values[254] 0 1 - ZERO bin all_values[bin all_values[233]			
bin all_values[237] 0 1 - ZERO bin all_values[238] 0 1 - ZERO bin all_values[239] 0 1 - ZERO bin all_values[240] 0 1 - ZERO bin all_values[241] 0 1 - ZERO bin all_values[242] 0 1 - ZERO bin all_values[243] 0 1 - ZERO bin all_values[244] 0 1 - ZERO bin all_values[245] 0 1 - ZERO bin all_values[246] 0 1 - ZERO bin all_values[247] 0 1 - ZERO bin all_values[248] 0 1 - ZERO bin all_values[250] 0 1 - ZERO bin all_values[251] 0 1 - ZERO bin all_values[252] 0 1 - ZERO bin all_values[254] 0 1 - ZERO bin all_values[255] 0 1 - ZERO bin all_values[255] 0 1 - ZERO coverpoint cp2 0.00%	bin all_values[235]			- ZERO
bin all_values[239] 0 1 - ZERO bin all_values[240] 0 1 - ZERO bin all_values[241] 0 1 - ZERO bin all_values[243] 0 1 - ZERO bin all_values[244] 0 1 - ZERO bin all_values[245] 0 1 - ZERO bin all_values[246] 0 1 - ZERO bin all_values[247] 0 1 - ZERO bin all_values[248] 0 1 - ZERO bin all_values[248] 0 1 - ZERO bin all_values[249] 0 1 - ZERO bin all_values[250] 0 1 - ZERO bin all_values[251] 0 1 - ZERO bin all_values[253] 0 1 - ZERO bin all_values[254] 0 1 - ZERO coverpoint cp2 0.00% 100 - ZERO coverd/total b	bin all_values[237]	0	1	- ZERO
bin all_values[241]	bin all_values[239]	0	1	- ZERO
bin all_values[244] 0 1 - ZERO bin all_values[244] 0 1 - ZERO bin all_values[245] 0 1 - ZERO bin all_values[246] 0 1 - ZERO bin all_values[247] 0 1 - ZERO bin all_values[248] 0 1 - ZERO bin all_values[249] 0 1 - ZERO bin all_values[250] 0 1 - ZERO bin all_values[251] 0 1 - ZERO bin all_values[252] 0 1 - ZERO bin all_values[253] 0 1 - ZERO bin all_values[254] 0 1 - ZERO bin all_values[255] 0 1 - ZERO Coverpoint cp2 0.00% 100 - ZERO covered/total bins: 4 4 - missing/total bins: 4 4 - bin allones 0 1 - ZERO bin allones 0 1 - ZERO	bin all_values[241]	0		- ZERO
bin all_values[245] 0 1 - ZERO bin all_values[246] 0 1 - ZERO bin all_values[247] 0 1 - ZERO bin all_values[248] 0 1 - ZERO bin all_values[249] 0 1 - ZERO bin all_values[250] 0 1 - ZERO bin all_values[251] 0 1 - ZERO bin all_values[253] 0 1 - ZERO bin all_values[254] 0 1 - ZERO coverpoint cp2 0.00% 100 - ZERO covered/total bins: 0 4 - missing/total bins: 0 4 - % Hit: 0.00% 100 - bin allones 0 1 - ZERO bin allzeros 0 1 - ZERO	bin all_values[243]	0	1	- ZERO
bin all_values[247] 0 1 - ZERO bin all_values[248] 0 1 - ZERO bin all_values[249] 0 1 - ZERO bin all_values[250] 0 1 - ZERO bin all_values[251] 0 1 - ZERO bin all_values[253] 0 1 - ZERO bin all_values[254] 0 1 - ZERO bin all_values[255] 0 1 - ZERO Coverpoint cp2 0.00% 100 - ZERO covered/total bins: 0 4 - missing/total bins: 4 4 - bin allones 0 1 - ZERO bin allones 0 1 - ZERO	bin all_values[245]	0	1	- ZERO
bin all_values[249] 0 1 - ZERO bin all_values[250] 0 1 - ZERO bin all_values[251] 0 1 - ZERO bin all_values[252] 0 1 - ZERO bin all_values[253] 0 1 - ZERO bin all_values[254] 0 1 - ZERO bin all_values[255] 0 1 - ZERO Coverpoint cp2 0.00% 100 - ZERO covered/total bins: 0 4 - missing/total bins: 4 4 - % Hit: 0.00% 100 - bin allones 0 1 - ZERO bin allzeros 0 1 - ZERO	bin all_values[247]	0	1	- ZERO
bin all_values[251] 0 1 - ZERO bin all_values[252] 0 1 - ZERO bin all_values[253] 0 1 - ZERO bin all_values[254] 0 1 - ZERO bin all_values[255] 0 1 - ZERO Coverpoint cp2 0.00% 100 - ZERO covered/total bins: 0 4 - missing/total bins: 4 4 - % Hit: 0.00% 100 - bin allones 0 1 - ZERO bin allzeros 0 1 - ZERO	bin all_values[249]	0	1	- ZERO
bin all_values[253] 0 1 - ZERO bin all_values[254] 0 1 - ZERO bin all_values[255] 0 1 - ZERO Coverpoint cp2 0.00% 100 - ZERO covered/total bins: 0 4 - missing/total bins: 4 4 - % Hit: 0.00% 100 - bin allones 0 1 - ZERO bin allzeros 0 1 - ZERO	bin all_values[251]	0	1	- ZERO
bin all_values[255] 0 1 - ZERO Coverpoint cp2 0.00% 100 - ZERO covered/total bins: 0 4 - - missing/total bins: 4 4 - - % Hit: 0.00% 100 - - bin allones 0 1 - ZERO bin allzeros 0 1 - ZERO				
Coverpoint cp2 0.00% 100 - ZERO covered/total bins: 0 4 - missing/total bins: 4 4 - % Hit: 0.00% 100 - bin allones 0 1 - ZERO bin allzeros 0 1 - ZERO				
missing/total bins: 4 4 - % Hit: 0.00% 100 - bin allones 0 1 - ZERO bin allzeros 0 1 - ZERO	Coverpoint cp2	0.00%	100	
% Hit: 0.00% 100 - bin allones 0 1 - ZERO bin allzeros 0 1 - ZERO				-
bin allzeros 0 1 - ZERO	% Hit:	0.00%	100	-
2 ap_pattotit	bin allzeros bin up_pattern	0	1 - 1	ZERO - ZERO

```
bin down_pattern
                                       0
                                             1
                                                    - ZERO
  Coverpoint cp3
                                   50.00%
                                              100
                                                       - Uncovered
    covered/total bins:
                                             2
                                      1
    missing/total bins:
                                      1
                                            2
                                50.00%
                                           100
    % Hit:
    bin reset
                                                  ZERO
                                   0
                                          1
    bin not reset
                                     1
                                                   Covered
  Coverpoint cp4
                                   50.00%
                                              100
                                                       - Uncovered
    covered/total bins:
                                             2
                                      1
                                            2
    missing/total bins:
                                      1
    % Hit:
                                50.00%
                                           100
    bin start
                                   0
                                         1
                                                   ZERO
    bin not_start
                                    1
                                           1
                                                  - Covered
  Coverpoint cp5
                                    0.00%
                                              100
                                                      - ZERO
    covered/total bins:
                                             2
                                      0
    missing/total bins:
                                      2
                                            2
                                0.00%
    % Hit:
                                          100
    bin parity_even_enabled
                                         0
                                                         ZERO
    bin parity odd enabled
                                         0
                                                1
                                                         ZERO
Statement Coverage:
  Enabled Coverage
                                 Hits Misses Coverage
                          Bins
  -----
  Statements
                        7
                              7
                                    0 100.00%
========Statement
```

Statement Coverage for instance /uart_packet --

Line	Item	Count	Source
File uar	t_packet.sv		
76	1	1	
77	1	1	
78	1	1	
79	1	1	
80	1	1	
81	1	1	
84	1	1	

COVERGROUP COVERAGE:

Covergroup	Metric	Goal	Bins Status
TYPE /uart_packet/covergroup_clas Uncovered	s/cg	20.07	% 100 -
covered/total bins:	3	266	-
missing/total bins:	263	266	-
% Hit:	1.12%	100	-
Coverpoint cp1	0.39%	100	 Uncovered
covered/total bins:	1	256	-
missing/total bins:	255	256	-
% Hit:	0.39%	100	-
bin all values[0]	0	1	- ZERO
bin all values[1]	0	1	- ZERO
bin all_values[2]	0	1	- ZERO

bin all values[3]	0	1	- ZERO
bin all_values[4]	0	1	- ZERO
	0	1	
bin all_values[5]			- ZERO
bin all_values[6]	0	1	- ZERO
bin all_values[7]	0	1	- ZERO
bin all_values[8]	0	1	- ZERO
bin all values[9]	0	1	- ZERO
bin all values[10]	0	1	- ZERO
bin all_values[11]	0	1	7550
bin all_values[12]	0	1	- ZERO
bin all_values[13]	0	1	- ZERO
bin all_values[14]	0	1	- ZERO
bin all_values[15]	0	1	- ZERO
bin all values[16]	0	1	- ZERO
bin all_values[17]	0	1	- ZERO
bin all values[18]	Ő	1	- ZERO
bin all_values[19]	0	1	- ZERO
bin all_values[20]	0	1	- ZERO
bin all_values[21]	0	1	- ZERO
bin all_values[22]	0	1	- ZERO
bin all_values[23]	0	1	- ZERO
bin all values[24]	0	1	- ZERO
bin all values[25]	Ö	1	- ZERO
	0	1	
bin all_values[26]			- ZERO
bin all_values[27]	0	1	- ZERO
bin all_values[28]	0	1	- ZERO
bin all_values[29]	0	1	- ZERO
bin all_values[30]	0	1	- ZERO
bin all_values[31]	0	1	- ZERO
bin all_values[32]	0	1	- ZERO
bin all values[33]	Ö	1	- ZERO
	0	1	7550
bin all_values[34]			
bin all_values[35]	0	1	- ZERO
bin all_values[36]	0	1	- ZERO
bin all_values[37]	0	1	- ZERO
bin all_values[38]	0	1	- ZERO
bin all_values[39]	0	1	- ZERO
bin all_values[40]	0	1	- ZERO
bin all_values[41]	Ö	1	- ZERO
	0	1	
bin all_values[42]			- ZERO
bin all_values[43]	0	1	- ZERO
bin all_values[44]	0	1	- ZERO
bin all_values[45]	0	1	- ZERO
bin all_values[46]	0	1	- ZERO
bin all_values[47]	0	1	- ZERO
bin all values[48]	0	1	- ZERO
bin all values[49]	Ö	1	- ZERO
bin all_values[50]	0	1	7550
bin all_values[51]	0	1	- ZERO
bin all_values[52]	0	1	- ZERO
bin all_values[53]	0	1	- ZERO
bin all_values[54]	0	1	- ZERO
bin all values[55]	0	1	- ZERO
bin all values[56]	0	1	- ZERO
bin all values[57]	Ö	1	- ZERO
bin all_values[58]	0	1	- ZERO
	0	1	7550
bin all_values[59]	U	1	- ZERO

bin all_values[60]	0	1	- ZERO
bin all_values[61]	0	1	- ZERO
bin all_values[62]	0	1	- ZERO
bin all_values[63]	0	1	- ZERO
bin all_values[64]	0	1	- ZERO
bin all_values[65]	0	1	- ZERO
bin all_values[66]	0	1	- ZERO
bin all_values[67]	0	1	- ZERO
bin all values[68]	0	1	- ZERO
bin all_values[69]	0	1	- ZERO
bin all values[70]	0	1	- ZERO
bin all_values[71]	0	1	- ZERO
bin all values[72]	0	1	- ZERO
bin all values[73]	Ö	1	- ZERO
bin all values[74]	Ö	1	- ZERO
bin all values[75]	Ö	1	- ZERO
bin all values[76]	Ö	1	- ZERO
bin all_values[77]	0	1	- ZERO
bin all_values[78]	0	1	- ZERO
bin all values[79]	0	1	- ZERO
bin all_values[80]	0	1	- ZERO
	0	1	7550
bin all_values[81] bin all_values[82]	0	1	7550
		1	
bin all_values[83]	0		- ZERO
bin all_values[84]	0	1	- ZERO
bin all_values[85]	0	1	- ZERO
bin all_values[86]	0	1	- ZERO
bin all_values[87]	0	1	- ZERO
bin all_values[88]	0	1	- ZERO
bin all_values[89]	0	1	- ZERO
bin all_values[90]	0	1	- ZERO
bin all_values[91]	0	1	- ZERO
bin all_values[92]	0	1	- ZERO
bin all_values[93]	0	1	- ZERO
bin all_values[94]	0	1	- ZERO
bin all_values[95]	0	1	- ZERO
bin all_values[96]	0	1	- ZERO
bin all_values[97]	0	1	- ZERO
bin all_values[98]	0	1	- ZERO
bin all_values[99]	0	1	- ZERO
bin all_values[100]	0	1	- ZERO
bin all_values[101]	0	1	- ZERO
bin all_values[102]	0	1	- ZERO
bin all_values[103]	0	1	- ZERO
bin all_values[104]	Ö	1	- ZERO
bin all values[105]	0	1	- ZERO
bin all values[106]	Ö	1	- ZERO
bin all_values[107]	0	1	- ZERO
bin all_values[108]	1	1	- Covered
bin all_values[109]	Ö	1	- ZERO
bin all_values[100]	0	1	- ZERO
bin all_values[110]	0	1	- ZERO
bin all_values[111] bin all_values[112]	0	1	- ZERO - ZERO
bin all_values[112] bin all_values[113]	0	1	7500
	0	1	7500
bin all_values[114]		1	
bin all_values[115]	0		- ZERO
bin all_values[116]	0	1	- ZERO

bin all_values[117]	0	1	- ZERO
bin all values[118]	0	1	- ZERO
bin all_values[119]	0	1	- ZERO
bin all values[120]	0	1	- ZERO
bin all values[121]	0	1	- ZERO
bin all values[122]	0	1	- ZERO
bin all_values[123]	0	1	- ZERO
bin all values[124]	Ö	1	- ZERO
bin all values[125]	Ö	1	- ZERO
bin all values[126]	Ö	1	- ZERO
bin all_values[127]	Ö	1	- ZERO
bin all values[128]	Ö	1	- ZERO
bin all values[129]	Ö	1	- ZERO
bin all values[130]	Ö	1	- ZERO
bin all values[131]	0	1	- ZERO
bin all_values[132]	0	1	- ZERO
bin all_values[133]	0	1	- ZERO
bin all_values[133]	0	1	- ZERO
bin all_values[134]	0	1	- ZERO
	0	1	7550
bin all_values[136]	0	1	
bin all_values[137]			- ZERO
bin all_values[138]	0	1	- ZERO
bin all_values[139]	0	1	- ZERO
bin all_values[140]	0	1	- ZERO
bin all_values[141]	0	1	- ZERO
bin all_values[142]	0	1	- ZERO
bin all_values[143]	0	1	- ZERO
bin all_values[144]	0	1	- ZERO
bin all_values[145]	0	1	- ZERO
bin all_values[146]	0	1	- ZERO
bin all_values[147]	0	1	- ZERO
bin all_values[148]	0	1	- ZERO
bin all_values[149]	0	1	- ZERO
bin all_values[150]	0	1	- ZERO
bin all_values[151]	0	1	- ZERO
bin all_values[152]	0	1	- ZERO
bin all_values[153]	0	1	- ZERO
bin all_values[154]	0	1	- ZERO
bin all_values[155]	0	1	- ZERO
bin all_values[156]	0	1	- ZERO
bin all_values[157]	0	1	- ZERO
bin all_values[158]	0	1	- ZERO
bin all_values[159]	0	1	- ZERO
bin all_values[160]	0	1	- ZERO
bin all_values[161]	0	1	- ZERO
bin all_values[162]	0	1	- ZERO
bin all_values[163]	0	1	- ZERO
bin all_values[164]	0	1	- ZERO
bin all_values[165]	0	1	- ZERO
bin all_values[166]	0	1	- ZERO
bin all_values[167]	0	1	- ZERO
bin all_values[168]	0	1	- ZERO
bin all_values[169]	0	1	- ZERO
bin all_values[170]	0	1	- ZERO
bin all_values[171]	0	1	- ZERO
bin all values[172]	0	1	- ZERO
bin all values[173]	Ō	1	- ZERO
	-		

bin all_values[174]	0	1	- ZERO
bin all values[175]	0	1	- ZERO
bin all values[176]	0	1	- ZERO
bin all_values[177]	0	1	- ZERO
bin all values[178]	0	1	- ZERO
bin all values[179]	0	1	- ZERO
bin all_values[180]	0	1	- ZERO
bin all values[181]	Ö	1	- ZERO
bin all values[182]	Ö	1	- ZERO
bin all values[183]	Ö	1	- ZERO
bin all_values[184]	Ö	1	- ZERO
bin all_values[185]	0	1	- ZERO
bin all values[186]	Ö	1	- ZERO
bin all values[187]	Ö	1	- ZERO
bin all_values[188]	0	1	- ZERO
bin all_values[189]	0	1	- ZERO
bin all values[190]	0	i	- ZERO
bin all_values[190]	0	1	- ZERO
	0	1	7550
bin all_values[192]		1	
bin all_values[193]	0		- ZERO
bin all_values[194]	0	1	- ZERO
bin all_values[195]	0	1	- ZERO
bin all_values[196]	0	1	- ZERO
bin all_values[197]	0	1	- ZERO
bin all_values[198]	0	1	- ZERO
bin all_values[199]	0	1	- ZERO
bin all_values[200]	0	1	- ZERO
bin all_values[201]	0	1	- ZERO
bin all_values[202]	0	1	- ZERO
bin all_values[203]	0	1	- ZERO
bin all_values[204]	0	1	- ZERO
bin all_values[205]	0	1	- ZERO
bin all_values[206]	0	1	- ZERO
bin all_values[207]	0	1	- ZERO
bin all_values[208]	0	1	- ZERO
bin all_values[209]	0	1	- ZERO
bin all_values[210]	0	1	- ZERO
bin all_values[211]	0	1	- ZERO
bin all_values[212]	0	1	- ZERO
bin all_values[213]	0	1	- ZERO
bin all values[214]	0	1	- ZERO
bin all values[215]	0	1	- ZERO
bin all_values[216]	0	1	- ZERO
bin all_values[217]	0	1	- ZERO
bin all_values[218]	0	1	- ZERO
bin all values[219]	0	1	- ZERO
bin all values[220]	0	1	- ZERO
bin all values[221]	Ō	1	- ZERO
bin all values[222]	Ō	1	- ZERO
bin all_values[223]	Ö	1	- ZERO
bin all values[224]	0	1	- ZERO
bin all values[225]	0	1	- ZERO
bin all_values[226]	0	1	- ZERO
bin all_values[227]	0	1	- ZERO
bin all_values[228]	0	1	- ZERO
bin all_values[220]	0	1	- ZERO
bin all_values[230]	0	1	- ZERO
biii dii_valucə[200]	U	1	- ZLINO

```
0
  bin all_values[231]
                                                            ZERO
  bin all_values[232]
                                         0
                                                            ZERO
                                                 1
  bin all_values[233]
                                         0
                                                 1
                                                            ZERO
  bin all values[234]
                                         0
                                                            ZERO
  bin all values[235]
                                         0
                                                            ZERO
  bin all values[236]
                                         0
                                                            ZERO
  bin all values[237]
                                         0
                                                            ZERO
  bin all_values[238]
                                         0
                                                            ZERO
  bin all_values[239]
                                         0
                                                 1
                                                            ZERO
  bin all values[240]
                                         0
                                                 1
                                                            ZERO
                                         0
  bin all values[241]
                                                 1
                                                            ZERO
  bin all values[242]
                                         0
                                                 1
                                                            ZERO
  bin all_values[243]
                                         0
                                                 1
                                                            ZERO
  bin all values[244]
                                         0
                                                            ZERO
  bin all_values[245]
                                         0
                                                 1
                                                            ZERO
  bin all_values[246]
                                         0
                                                 1
                                                            ZERO
                                         0
  bin all values[247]
                                                 1
                                                            ZERO
  bin all values[248]
                                         0
                                                            ZERO
  bin all values[249]
                                         0
                                                            ZERO
  bin all values[250]
                                         0
                                                            ZERO
  bin all_values[251]
                                         0
                                                            ZERO
  bin all_values[252]
                                         0
                                                            ZERO
  bin all_values[253]
                                         0
                                                 1
                                                            ZERO
  bin all values[254]
                                         0
                                                 1
                                                            ZERO
  bin all values[255]
                                         0
                                                            ZERO
                                                 1
                                      0.00%
Coverpoint cp2
                                                  100
                                                               ZERO
  covered/total bins:
                                         0
                                                 4
  missing/total bins:
                                         4
                                                4
                                  0.00%
  % Hit:
                                              100
  bin allones
                                                         ZERO
                                       0
                                              1
  bin allzeros
                                       0
                                                         ZERO
  bin up_pattern
                                        0
                                                           ZERO
  bin down_pattern
                                          0
                                                            ZERO
                                      50.00%
                                                   100
Coverpoint cp3
                                                                Uncovered
  covered/total bins:
                                                 2
                                         1
  missing/total bins:
                                                2
                                         1
                                  50.00%
  % Hit:
                                               100
  bin reset
                                                        ZERO
                                      0
                                              1
  bin not reset
                                        1
                                               1
                                                          Covered
                                      50.00%
                                                   100
Coverpoint cp4
                                                                Uncovered
                                                 2
  covered/total bins:
                                         1
  missing/total bins:
                                         1
                                                2
  % Hit:
                                  50.00%
                                               100
  bin start
                                                       ZERO
                                     0
  bin not start
                                               1
                                                         Covered
Coverpoint cp5
                                      0.00%
                                                  100
                                                               ZERO
                                                 2
  covered/total bins:
                                         0
                                                2
  missing/total bins:
                                         2
                                  0.00%
  % Hit:
                                              100
                                             0
                                                               ZERO
  bin parity even enabled
  bin parity_odd_enabled
                                            0
                                                    1
                                                               ZERO
```

TOTAL COVERGROUP COVERAGE: 20.07% COVERGROUP TYPES: 1

ASSERTION RESULTS:

Name File(Line) Failure Pass

Total Coverage By Instance (filtered view): 27.68%

RUN.DO FILE