

Assignment3:classes

Snippets for the implemented code

Uart-packet.sv

```
Uart_packet.sv M •   uart_tx.v M   Testbench.sv M •
Assignment3 > Uart_packet.sv
1  package uart_packet;
2  import enum_pkg::*;
3
4  class functionsImp;
5      bit clk;
6      rand bit [7:0] data_in;
7      rand parity_mode_e parity_mode;
8      rand bit rst_n;
9      rand bit tx_start;
10     rand bit parity_en;
11     rand bit even_parity;
12     rand bit tx;
13
14     // Constraints
15     constraint data_in_c {
16         data_in inside {8'h00, 8'hFF, [8'h00:8'hFF]};
17     }
18
19     constraint parity_c {
20         parity_mode inside {NO_PARITY, ODD_PARITY, EVEN_PARITY};
21     }
22
23     constraint rst_n_c {
24         rst_n dist {0:/1, 1:/99};
25     }
26
27     constraint tx_start_c {
28         tx_start dist {0:/50, 1:/50};
29     }
30
31     constraint parity_en_c {
32         parity_en dist {0:/50, 1:/50};
33     }
34
35     constraint even_parity_c {
36         even_parity dist {0:/80, 1:/20};
37     }
```

Assignment3:classes

TestBensh.sv

```
Uart_packet.sv M •   uart_tx.v M   Testbench.sv M •
Assignment3 > Testbench.sv
1  module uart_tb;
2      import enum_pkg::*;
3      import uart_packet::*;
4
5      functionsImp func_imp;
6      bit clk;
7      bit rst_n;
8      bit tx_start;
9      bit [7:0] data_in;
10     bit parity_en;
11     bit even_parity;
12     wire tx;
13     bit tx_busy;
14
15     bit [9:0] actual_queue[$];
16     bit [9:0] expected_value[$];
17     // Instantiate DUT
18     uart_tx DUT(.*);
19     initial begin
20         clk = 0;
21         forever #5 clk = ~clk;
22     end
23
24     initial begin
25         func_imp = new();
26
27         for (int i = 0; i < 100; i++) begin
28             generate_stimulus(func_imp);
29             drivestim(func_imp);
30             collect_output( actual_queue);
31             golden_model(expected_value);
32             check_output(actual_queue, expected_value);
33         end
34
35         $stop;
36     end
37
```


Assignment3:classes

```
Assignment3 > Testbench.sv
1  module uart_tb;
41  function automatic void generate_stimulus(ref functionsImp f);
42      assert (f.randomize()) else begin
43          $display("Randomization failed");
44          $stop;
45      end
46  endfunction
47
48  task automatic drivestim(ref functionsImp f);
49      @(negedge clk);
50      rst_n      = f.rst_n;
51      tx_start    = f.tx_start;
52      data_in     = f.data_in;
53      parity_en   = f.parity_en;
54      even_parity = f.even_parity;
55      wait (tx_busy);
56  endtask
57
58
59  function automatic void golden_model( ref bit [9:0] expected_value[$]);
60      expected_value.delete();
61      expected_value.push_back(0); // Start bit
62
63      for (int j = 0; j < 8; j++) begin
64          expected_value.push_back(data_in[j]);
65      end
66
67      if (parity_en) begin
68          bit par_value;
69          if (even_parity)
70              par_value = ~(^data_in);
71          else
72              par_value = ^data_in; // odd parity
73          expected_value.push_back(par_value);
74      end
75
76      expected_value.push_back(1); // Stop bit
```

Assignment3:classes

```
Uart_packet.sv M  uart_tx.sv M  Testbench.sv M  Assignment3 > Testbench.sv
1  module uart_tb;
77  endfunction
78  task automatic collect_output( ref bit [9:0] actual_queue[$]);
79      bit serial_bits[$];
80      int totalbits = 1 + 8 + (parity_en ? 1 : 0) + 1;
81      actual_queue.delete();
82      if (tx_start) begin
83          wait (tx == 0);
84      end
85      wait (tx_start);
86      for (int i = 0; i < totalbits; i++) begin
87          @(posedge clk);
88          serial_bits.push_back(tx);
89      end
90
91      foreach (serial_bits[i])
92          actual_queue.push_back(serial_bits[i]);
93  endtask
94
95  // Check actual vs expected output
96  function automatic void check_output(ref bit [9:0] actual_queue[$], ref bit [9:0] expected_value[$]);
97      if (actual_queue.size() != expected_value.size()) begin
98          $display("Error: Size mismatch. Actual = %0d, Expected = %0d", actual_queue.size(), expected_value.size());
99          return;
100      end
101
102      for (int i = 0; i < actual_queue.size(); i++) begin
103          if (actual_queue[i] != expected_value[i]) begin
104              $display("Mismatch at index %0d: Actual = %b, Expected = %b", i, actual_queue[i], expected_value[i]);
105              return;
106          end
107      end
108      $display("Output matches expected UART frame.");
109  endfunction
110
111  endmodule
```

Snippet for the waveform shows the different testcases.




Snippets for the logs show the all printed values.

```
VSIM 47> restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.enum_pkg(fast)
# Loading work.uart_packet(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_tb(fast)
VSIM 48> run
run
# Expected value[0] = 0000000000
# Expected value[1] = 0000000001
# Expected value[2] = 0000000000
# Expected value[3] = 0000000000
# Expected value[4] = 0000000001
# Expected value[5] = 0000000000
# Expected value[6] = 0000000000
# Expected value[7] = 0000000000
# Expected value[8] = 0000000001
# Expected value[9] = 0000000000
# Expected value[10] = 0000000001
# Output matches expected UART frame.
run
VSIM 49> run
VSIM 49>
```

Assignment3:classes

Snippet for Do file you have used for automating the process



The screenshot shows a software interface with a menu bar (File, Edit, View) and a list of files in the top bar. The files listed are 'module multi_op_tb;', 'run.do', and 'run.do'. The main area contains a list of Verilog files to be compiled and simulated:

```
vlog uart_tx.v
vlog enum_pkg.sv
vlog Uart_packet.sv
vlog Testbench.sv
vsim -voptargs=+acc work.uart_tb
run -all
```