Snippets for the implemented code Uart-packet.sv

```
≡ uart_tx.v M
■ Uart_packet.sv M
                                     ≡ Testbench.sv M ●
Assigment3 > ≡ Uart_packet.sv
      package uart_packet;
      import enum pkg::*;
      class functionsImp;
          bit clk;
          rand bit [7:0] data_in;
          rand parity mode e parity mode;
          rand bit rst_n;
          rand bit tx_start;
          rand bit parity_en;
          rand bit even parity;
          rand bit tx;
 14
          constraint data in c {
              data in inside {8'h00, 8'hFF, [8'h00:8'hFF]};
          constraint parity c {
              parity_mode inside {NO_PARITY, ODD_PARITY, EVEN_PARITY};
 22
           constraint rst_n c {
 24
              rst_n dist {0:/1, 1:/99};
 26
          constraint tx start c {
              tx start dist {0:/50, 1:/50};
 30
          constraint parity_en_c {
              parity en dist {0:/50, 1:/50};
 34
          constraint even_parity_c {
              even_parity dist {0:/80, 1:/20};
```

TestBensh.sv

```
■ Uart_packet.sv M
■
                    ≡ uart_tx.v M


    ■ Testbench.sv M 

    ■
Assigment3 > ≡ Testbench.sv
       module uart tb;
           import enum pkg::*;
           import uart_packet::*;
           functionsImp func_imp;
           bit clk;
           bit rst n;
           bit tx_start;
           bit [7:0] data in;
           bit parity en;
           bit even parity;
           wire tx;
           bit tx_busy;
           bit [9:0] actual_queue[$];
           bit [9:0] expected value[$];
           // Instantiate DUT
 18
           uart_tx DUT(.*);
           initial begin
               clk = 0;
               forever #5 clk = ~clk;
           end
           initial begin
               func imp = new();
               for (int i = 0; i < 100; i++) begin
                   generate_stimulus(func_imp);
                   drivestim(func_imp);
                   collect output( actual queue);
                   golden_model(expected_value);
                   check_output(actual_queue, expected_value);
               $stop;
           end
```

```
kssigment3 > ≣ Testbench.sv
     module wart tb;
         function automatic void generate stimulus(ref functionsImp f);
            $stop;
         endfunction
         task automatic drivestim(ref functionsImp f);
            @(negedge clk);
                         = f.rst_n;
            rst n
                        = f.tx start;
            tx start
            data_in
                       = f.data_in;
             parity_en = f.parity_en;
            even_parity = f.even_parity;
            wait (tx_busy);
         function automatic void golden model( ref bit [9:0] expected value[$]);
             expected_value.delete();
             expected value.push_back(0); // Start bit
             for (int j = 0; j < 8; j++) begin
             expected_value.push_back(data_in[j]);
             if (parity_en) begin
                bit par_value;
                if (even_parity)
                    par_value = ~(^data_in);
                    par value = ^data in;
                expected_value.push_back(par_value);
             expected_value.push_back(1); // Stop bit
```

```
≣ uart_tx.v M
■ Uart_packet.sv M ●
      module uart_tb;
           task automatic collect_output( ref bit [9:0] actual_queue[$]);
              bit serial_bits[$];
int totalbits = 1 + 8 + (parity_en ? 1 : 0) + 1;
               actual_queue.delete();
               if (tx_start) begin
               serial_bits.push_back(tx);
               foreach (serial_bits[i])
    actual_queue.push_back(serial_bits[i]);
           // Check actual vs expected output
function automatic void check_output(ref bit [9:0] actual_queue[$], ref bit [9:0] expected_value[$]);
               if (actual_queue.size() != expected_value.size()) begin
                   $display("Error: Size mismatch. Actual = %0d, Expected = %0d", actual_queue.size(), expected_value.size());
               for (int i = 0; i < actual_queue.size(); i++) begin</pre>
                    if (actual queue[i] !== expected_value[i]) begin
    $display("Mismatch at index %0d: Actual = %b, Expected = %b", i, actual_queue[i], expected_value[i]);
               $display("Output matches expected UART frame.");
      endmodule
```

Snippet for the waveform shows the different testcases.



Snippets for the logs show the all printed values.

Snippet for Do file you have used for automating the process

