


# Instruction Decoding



PICK UP 2 HANDOUTS

BRING "GREEN SHEET" TO LECTURE  
& DISCUSSION SECTION.

# By the End of Today's Lecture



# Today's lecture

- **Instruction Encoding** 
  - R-type & I-type encodings
- **Instruction Decoding**  Hw
  - Operands
  - Sign-extending the immediate
  - Decoding the ALU operation

How can we write MIPS code to compute the following expression?


$$\underline{z} = 4 + x * y - z;$$

*mul dest, src1, src2*

- Assume the following register allocation:
  - \$13 = x, \$20 = y, \$15 = z

*mul \$19, \$13, \$20  
sub \$19, \$19, \$15 ←  
add \$15, \$19, 4*

# How do instructions **control** the **datapath**?



- First step is to learn how instructions are encoded

# Machine language is a binary format that can be stored in memory


- MIPS machine language is easy to decode
  - Each MIPS instruction is 32 bits wide
  - There are only three instruction formats
    - We'll see two of them today

R - arith  
I - imm

# Register-to-register arithmetic instructions use the R-type format

and \$17, \$14, \$7

op    rd, rs, rt    32 reg  
dest    src     $\log_2(32) = 5b$



# Register-to-register arithmetic instructions use the R-type format

<u>op</u>	<u>rs</u>	<u>rt</u>	<u>rd</u>	shamt	<u>func</u>
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- Example:

0x0

add <sup>rs</sup> \$5, <sup>rt</sup> \$10, \$4  
           <sub>dest</sub>

0x20

00 0000	01010	00100	00101	00000	10 0000
---------	-------	-------	-------	-------	---------

~~X???~~

~~slli~~

~~00010~~



## Register-to-register arithmetic instructions use the R-type format

op	rs	rt	rd	shamt	func
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits


- Example:

or \$22, \$13, \$8

			?????		
--	--	--	-------	--	--

- a) xxxxx
- b) 01000
- c) 01101
- d) 10110

Instructions with immediates all use the I-  
type format.



Instructions with immediates all use the I-  
type format.


op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

- Example  $0xd$  **ori** \$7, \$2, 0xff  $0xffff$

00 11 01	????? 00010	00111	0000 0000 1111 1111
----------	----------------	-------	---------------------


- a) 01101
- b) 00111
- c) 00010
- d) 11111

# Some **control** signals are encoded in the instruction




If we have an I-type instruction, what should the control signal rd\_src be?


*addi \$7, \$13, 1000*




# Sign Extension replicates the MSb of imm16



# Select behavior of the ALU B input based on instruction type




If we have an R-type instruction, what should the control signal **alu\_src2** be?





The instruction decoder translates bits from the instruction into **control** signals



# Use a table to decode **instructions** into **control signals**

in

Instruction	opcode	func	alu_op	rd_src	alu_src2	wr_enable
add	000000	100000	010 (Add)	0	0	1
sub	000000	100010	011 (Sub)	0	0	1
and	000000	.	⋮	0	0	1
or	000000	:	⋮	0	0	1
nor	000000	.	⋮	0	0	1
xor	000000			0	0	1
addi	<u>00</u> <u>1000</u>	<u>xxxxxx</u>	010 (add)	1	1	1
andi	00 1100	xxxxxy	(and)	1	1	1
ori				1	1	1
xori				1	1	1

# Arithmetic Machine Datapath

