
## Computing components from ALU1 iclicker.





What is the worst case propagation delay from B to out? (consider both arithmetic and logic operations)

A: 120ps

B: 150ps

C: 160ps

D: 170ps

E: 190ps

XOR	In	Out	Delay
gate	A,B	out	30ps
•			
Full	In	Out	Delay
Adder	A, <u>B</u>	Sum	60ps
	Cin	Sum	30ps
	<b>A,</b> ₽	Cout	90ps
	Cin	Cout	60ps

Logic	In	Out	Delay
Unit	A,B	out	110ps
	R	out	10ps

2-to-1	In	Out	Delay	
Multiplexor	A, <u>B</u>	out	60ps	
	R	out	80ps	

# Sequential Logic & Finite State Machines

#### **Today's lecture**


- Sequential Logic
- Synchronous Design
- Goal: Build a sequential circuit from a state diagram
  - Step 0: Problem specification
  - Step 1: Build the state diagram
  - Step 2: Build the state table
  - Step 3: Build the sequential circuit using D flip-flops
- Timing diagram
- Another example: Sequence recognizer

#### **Sequential Logic**

- A circuit whose output depends not only on the present value of its input signals but on the sequence of past inputs
  - The input history.


■ That is, sequential logic has state (memory) while combinational logic

does not.




#### **Synchronous Design**

- The <u>easiest</u> (and most common) way to build computers
- All state elements get updated at the same time
  - Using a clock signal
- Clock signal
  - A square wave with a constant period




- We always update state at the same point in wave
  - E.g., the rising edge

#### Synchronous Design, cont.




• Alternate between computation and updating state.




#### The state element that we really want...


Q output

- The D flip flop
  - Holds 1 bit of state
    - Output as Q.
  - Inputs
    - Copies D input into state on rising edge of clock.





#### Finite State Machine (Moore machine)



#### **Step 0: Problem Specification**

- We have a candy machine that dispenses candies that cost 15-cents
  - Accepts
    - nickels (5-cents)
    - dimes (10-cents)
  - Dispenses a candy if the balance is ≥ 15-cents
  - When the customer overpays
    - the machine does not return change, but
    - keeps the balance for future transactions



#### **Step 1: Build the State Diagram**

Inputs

<u>d</u> u		、
10	dime	(10)
01	nickel nothing	(5)
00	No thing	(0)

Ouputs

#### **Step 1: Build the State Diagram**

Outputs: candy or candy'












- a) candy
- b) candy'

Step 1: Build the State Diagram



Inputs: d'n', d'n, dn'

#### Step 1: Build the State Diagram iclicker.

What are the transitions for state Got-15?


A: d'n': Got0; d'n: Got20; dn': Got20

B: d'n': Got0; d'n: Got0; dn': Got0


C: d'n': Got0; d'n: Got5; dn': Got10

D: d'n': Got15; d'n: Got5; dn': Got10


Inputs: d'n', d'n, dn'



#### **Final State Diagram**




#### **Step 2: Build a State Table**



	Current State	Output candy
	А	٥
	В	0
	С	0
15	D	1
20	E	1


In a 'Moore machine', the outputs are a function only of the current state.

### Step 2: Build a Next-State Table iclicker.



Current State	Input	Next State					
Α	<u>ďn'</u>	Α					
A	<u>d'n</u>	B					
A	dn'	V	Α	В	C	D	E
В	<u>ď</u> n′	$\mathcal{B}$	Α	В	В	В	С
В	d'n	$\cup$	В	С	С	D	D
В	dn'	D	С	D	Ε	Α	E
С	ďn'						
С	d'n						
С	dn'						
D	ďn'						
D	d'n						
D	dn'						
E	ďn'						
E	d'n						
E	dn'						


#### Step 2: Build a Next-State Table



Why do we need sequential logic to build this circuit?

Current State	Input	Next State
А	ď'n'	Α
Α	ďn	В
Α	dn'	С
В	ďn'	В
В	d'n	С
В	dn'	D
С	ďn'	С
С	ďn	D
С	dn'	Е
D	ďn'	Α
D	d'n	В
D	dn'	С
E	ď'n'	В
E	ďn	С
E	dn'	D

#### Step 3: Build Sequential Circuit



#### **Step 3: Build Sequential Circuit (State)**

Current State	Input	Next State
А	ďn'	Α
А	d'n	В
А	dn'	С
В	ďn'	В
В	d'n	С
В	dn'	D
С	d'n'	С
С	d'n	D
С	dn'	E
D	ďn'	Α
D	d'n	В
D	dn'	С
Е	ďn'	В
E	ďn	С
E	dn'	D

State Encoding:


5 (1)-p (1)-ps

5 states: How many bits?


a) 2
b) 3
c) 4
d) 5
e) 6

Step 3: Build Sequential Circuit (State)

Current State	Input	Next State
A	ďn'	A
<u>A</u>	d'n	В
A	dn'	С
В	ďn'	В
В	d'n	С
В	dn'	D
С	ďn'	С
С	d'n	D
С	dn'	E
D	ďn'	A
D	d'n	В
D	dn'	С
E	ďn'	В
E	ďn	С
E	dn'	D



#### Step 3: Build Sequential Circuit



#### **Step 3: Build Sequential Circuit (Next-State Logic)**

Input	Next State
d'n'	Α
d'n	В
dn'	С
ďn'	В
d'n	U
_dn'	٥
d'n'	υ <b>(</b>
<u>d'n</u>	D
dn'	E
ďn'	Α
d'n	В
dn'	С
d'n'	В
ďn	С
<u>d</u> n'	٥
	d'n' d'n dn' d'n' d'n' d'n' d'n' d'n' d




A: nextD = Ad'n' + Dd'n'


B: nextD = Ad'n + Bd'n' + Dd'n


C: nextD = Bdn' + Cd'n + Edn'

D: nextD = Ad'n' + Bd'n + Cdn'


E: nextD = 1







#### Step 3: Build Sequential Circuit




#### **Step 3: Build Sequential Circuit (output logic)**

Current State	Input	Next State	Output
А	ďn'	Α	0
А	ďn	В	0
А	dn'	С	0
В	d'n'	В	0
В	ďn	С	0
В	dn'	D	0
С	d'n'	С	0
С	ďn	D	0
С	dn'	Е	0
D	ďn'	Α	1
D	ďn	В	1
D	dn'	С	1
E	d'n'	В	1
E	ďn	С	1
Е	dn'	D	1


nextA = Ad'n'+ Dd'n'
nextB = Ad'n + Bd'n' + Dd'n + Edn'
nextC = And' + Bd'n + Cd'n' + Ddn' + Ed'n
nextD = Bdn' + Cd'n + Edn'
nextE = Cdn'

Output: Candy = D + E


#### **Step 3:Build Sequential Circuit (output logic)**




#### **Step 3: Build Sequential Circuit ("finished")**



#### Timing Diagram (update state on clock edges)




#### **Timing Diagram**



#### Another example: Sequence recognizer

- A sequence recognizer is a special kind of sequential circuit that looks for a special bit pattern in some input.
- The recognizer circuit has one input, X.
- There is one output, Z, which is 1 when the desired pattern is found.



Our example will detect the bit pattern "1001":


TUTU

Inputs: 11,1001,10,1001,001,10...


Outputs: 0000001000100100100100...

Here, one input and one output bit appear every clock cycle.

• This requires a <u>sequential circuit</u> because the circuit has to "<u>rememb</u>er" the inputs from previous clock cycles, in order to determine whether or not a match was found.




State	Meaning
	None of the desired pattern (1001) has been input yet.
В	We've already seen the first bit (1) of the desired pattern.
С	We've already seen the first two bits (10) of the desired pattern.
D	We've already seen the first three bits (100) of the desired pattern.
Ε	We've seen the pattern (1001)



State	Meaning
	None of the desired pattern (1001) has been input yet.
В	We've already seen the first bit (1) of the desired pattern.
С	We've already seen the first two bits (10) of the desired pattern.
D	We've already seen the first three bits (100) of the desired pattern.
Ε	We've seen the pattern (1001)



■ We need *two* outgoing arrows for each node, to account for the possibilities of X=0 and X=1.



Inputs: 11100110100100110...

Outputs: 000000100010010...

#### Transitions for E:


A: x=0-> A; x=1-> B

B: x=0-> C; x=1 -> B


C: x=0-> B; x=1-> A

D: x=0-> D; x=1 -> B


• We need *two* outgoing arrows for each node, to account for the possibilities of X=0 and X=1.



Need to determine the output




#### **State Table**



Current		Next	
State	Input	State	Output
A	0	Α	0
A	1	В	0
В	0	С	0
В	1	В	0
C	0	D	0
C	1	В	0
D	0	Α	0
D	1	Е	1
E	0	С	0
Е	1	В	0

#### **State Table**



Current		Next	
State	Input	State	Output
Α	0	Α	0
Α	1	В	0
В	0	С	0
В	1	В	0
С	0	D	0
C	1	В	0
D	0	Α	0
D	1	Е	1
E	0	С	0
Е	1	В	0

Anext = Ax' + Dx'

Bnext = Ax + Bx + Cx + Ex

Cnext = Bx' + Ex'

Dnext = Cx'

Enext = Dx

Output = E