Exam 2 is Live!

MIPS Load & Stores


I han dout

Today's lecture

MIPS Load & Stores

- Data Memory
- Load and Store Instructions
- Encoding
- How are they implemented?

State – the central concept of computing



We need more space!

Registers

- → FastHigh BandwidthSynchronous
- → Small (32x32 bits)
- Expensive

Main Memory

- → Slow
- Low BandwidthNot always synchronous
- \rightarrow Large (2³²B)

Harvard Architecture stores programs and data in *separate* memories


Instruction memory:

- Contains instructions to execute
- Treat as read-only

Data memory:

- Contains the data of the program
- Can be read/written

Data Memory is byte-addressable with 2^{32} bytes



We can load or store bytes or words

24

Word

Char C- "a";


Byte

unsigned char uc = ...


Load Store


Load	SW	M[ADDR][31:0]	M[ADDR] = R[rs][31:0]
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	SW	M[ADDR] = R[rs][31:0]	
Load	M[ADDR] = R[rs][31:0]		

Indexed addressing derives ADDR from a base "pointer" register and a constant




Load word (1w) is Little Endian






1b \$12, 0(\$3)

Data Memory







iclicker.

lbu \$12, 1(\$3)


Data Memory






What data is loaded into the register?

- a)0x0000F200
- b) 0x00000F2
- c)0xFFFFF200
- d) 0xFFFFFFF2







Convert C code into MIPS assembly

```
int a = 10;
int b = 0;
void main() {
   b = a+7;
}
```

Convert C code into MIPS assembly





Which code finishes converting C code into MIPS assembly? iclicker.

```
int a = 10;
int b = 0;
void main() {
   b = a+7;
}
```

```
.data
a: .word 10
b: .word 0
.text
main: $4 = 0x10010000
la $4, a
```

```
→ 0x10010000

0x10010001

0x10010002

0x10010003

0x10010004

0x10010005

0x10010006

0x10010007
```

Data Memory


```
A
```

```
lw $5, 0($4)
addi $5, $5, 7
sw $5, 1($4)
```


Convert C code into MIPS assembly

```
int a = 10;
int b = 0;
void main() { b: .word 0
  b = a+7;
```

```
.data
  a: .word 10
.text
   main:
       la $4, a
       lw $5, 0($4)
       addi $5, $5, 7
       sw $5, 4($4)
```




Loads and stores use the I-type format





load word implemented Addr = R [rs] + sign sor (im)






load byte unsigned implemented







Full Machine Datapath – Lab 6

