Eran 1 is live


Registers and Register Files

PICK MP HANDOUT

State – the central concept of computing

Computer can do 2 things

- 1)Store state (How do we actually store bits?)
- 2) Manipulate state




Today's lecture

- More D Flip flops
 - Asynchronous reset
 - Enable
- Random Access Memory (RAM)
 - Addressable storage
- Register Files
 - Registers
 - Decoders


Asynchronous reset immediately resets a flip-flop to 0

Asynchronous = pertaining to operation without the use of fixed time intervals (opposed to synchronous).



Asynchronous Reset implementation

One example possible implementation



Ignores inputs and current state.


Forces Q output to zero.


(Not required material)

When enable is 0, the flip flop doesn't change on the rising edge

Q


Behaves normally when enable=1








3 × 8
Address bits × Data bits














Random Access Memory (RAM) is the hardware equivalent of an array

Addr

■ RAM stores data at addresses

■ All data has the same bit width

Use brackets to access data at any address

M[Addr]

idx

Arrays store data at indices

• All data has the same type

Use brackets to access data at any index

Array[idx]

RAM is the hardware equivalent of an array

- The address is an array index.
 - A <u>k</u>-bit address can specify one of <u>2</u>^k
 words
- Each address refers to one word of data.
 - Each word can store N bits

2 2	R	me mory
7		H 5.ks / loc

Address	Data
00000000	
0000001	
00000002	
•	
•	
•	
•	
•	
•	
•	
•	
•	
•	
FFFFFFD	
FFFFFFE	
FFFFFFF	

A RAM should be able to


- 1. Store many words, one per address
- 2. Read the word that was saved at a particular address (??? = M[Addr])
- 3. Change the word that's saved at a particular address (M[Addr] = ???)

A Register File is a synchronous RAM

Use the letter R to indicate that the RAM is a register file rather than a generic memory (M)

R[7]

R[Addr]





2 read ports, so we can read two values simultaneously


1 write port

ort

n=32b

32 segs

2k=32



clicker question

2[₹]

We need to build a RAM that can store 128, 64-bit words and has one write port and three read ports

How many address bits does my RAM need for its write port?

- A) 1
- B) 6
- **C)** 7
- D) 64
- E) 128


clicker question

We need to build a RAM that can store 128, <u>64-bit</u> words and has one write port and three read ports

How many data bits does my RAM need for each read port?


- A) 3
- B) 6
- **C)** 7
- D) 64
- E) 128

Let's build a 2-word memory with 4-bit words




Step 1: Allocate 1 register per address (21x4)


Wire clocks and resets together to maintain synchronization



Step 2: Read ports use the <u>address</u> to <u>select</u> one register's <u>data</u> to output




Step 3: Write ports decode the address to enable writing to exactly one register




Decoders receive a binary code to generate control signals


 A 1-to-2 Binary decoder receives a 1-bit unsigned binary code and an enable signal to enable one of two devices




n-to-**2**ⁿ Binary decoders receive **n**-bit unsigned binary codes to enable one of **2**ⁿ devices




EN	A[1:0]	E[3:0]
0	X	(0,0,0,0)
1	(0,0)	(0,0,0,1)
1	(0,1)	(0,0,1,0)
1	(1,0)	(0,1,0,0)
1	(1,1)	(1,0,0,0)




EN	A[4:0]	E[31:0]
0	Х	0x0000
1	0	0x0001
1	1	0x0002
•••	•••	•••
1	30	0x4000
1	31	0x8000




What does it do?



What will Q[3:0] be during the next clock cycle?





Implementing counters

