

BE SURE
TO SIGN UP
FOR EXAM 2
(only 1 question)

MIPS control flow instructions: Jumps, Branches, and Loops

PICK UP HANDOUT, BRING
BACK ON FRIDAY

Quick Policy Reminder

Penalty for involvement in Plagiarism

- All parties involved will receive a 0 on that assignment or exam and their final course grade reduced by one letter grade (e.g., A->B, B->C, etc.). A second offense will result in a failing grade for the class.

Today's lecture

- **Control Flow**

- Programmatically updating the program counter (PC)

- **Jumps**

- Unconditional control flow
 - How is it implemented?

- **Branches**

- Loops
 - If/then/else
 - How implemented?

Sequential lines of code are executed by “incrementing” the Program Counter

```
0x00400004    → mul      $14, $13, $20  
                addi      $14, $14, 4  
                sub       $15, $14, $15  
                xor ←     $12, $15, $8
```

- Where is instruction XOR located?



- a) 0x00400007 b) 0x00400008
- c) 0x00400010 d) 0x00400016

We use **control** flow in high level languages to implement conditionals and loops

Repetition via Loops

```
for (int i = 0 ; i < N ; i ++ ) {  
    sum += i;  
}
```


Selective execution via Conditionals

```
if (x < 0) {  
    x = -x;  
}
```


How do we
implement these in
MIPS assembly?

An unconditional jump always transfers control (like a goto statement in C)

- Use a “label” to tell where in the code to jump to:

The diagram shows the assembly instruction `j target_label`. A green arrow points from the word `j` to the word `opcode` above it. Another green arrow points from the text `target_label` to the word `label` above it. The instruction `j target_label` is underlined in green.


- Example:

The diagram shows the assembly code `Loop: j Loop`. The word `Loop:` is underlined in red. A red arrow points from the word `label` below it to the underlined `Loop:`. The word `j` is followed by a space and then `Loop`.

- What does this code do?

Infinite

Jumps use the J-type encoding ^{jump} $26 < 32$



- Where do the other 6 bits come from?

- Last two bits are always 00, because PC is word aligned
- 4 most significant bits come from existing PC value.

$\text{jump PC}[31:28] = \text{PC}[31:28]$

$\text{PC}[1:0] = 2'00$

32b

Address

Data

0x00000000

0x00000001

0x00000002

0x00000003


0x00000004

0x00000005

...


32 bits

Example encoding: The infinite loop





Jump instructions can only move within 1 of 16 regions

- A 26-bit address field lets you jump to any address from 0 to 2^{28} .
 - your Lab solutions had better be smaller than 256MB



Implement Jump

iclicker®



What should
wr_enable be?
a) 0
b) 1
c) don't care

Branches provide conditional control flow



beq rs, rt, target_label

- Branch if EQual (BEQ):

- If (R[rs] == R[rt]), then branch to target_label
- Otherwise execute next instruction (PC+4)

bne rs, rt, target_label

- Branch if Not Equal (BNE):

- Branch when (R[rs] != R[rt])

Implement the C code in MIPS assembly

```

    int sum = 0;
    int i = 0;
    do {
        sum += i;
        i++;
    } while (i != 10)
  
```

Annotations:
 - \$2 points to `sum`
 - \$3 points to `i`
 - \$10 points to `10`
 - Blue arrow points to the `do` loop start
 - \$2 points to `sum` in `sum += i;`
 - \$3 points to `i` in `i++;`
 - \$10 points to `10` in `i != 10`

Assembly:

```

add $10, $0, 10
add $2, $0, $0 # sum=0
add $3, $0, 0 # i=0
  
```

do:

```

add $2, $2, $3
add $3, $3, 1 # i++
bne $3, $10, do
  
```

iclicker.

- A) eq
- B) ne

```


addi $7, $0, 0xdeadbeef
R[7] = 0xdeadbeef
add $7, $0, 0xdeadbeef
R[7] = 0xdeadbeef
  
```

Implement the C code in MIPS assembly

```

A  int sum = 0;
    for (int i = 0; i != x; i++) {
E      sum += i;
    }
F
  
```

Annotations:
 - **\$2** points to `sum`
 - **\$3** points to `i`
 - **\$4** points to `x`
 - **A** is the label for the first line
 - **B** is the label for the for loop header
 - **C** is the label for the loop condition
 - **D** is the label for the loop increment
 - **E** is the label for the loop body
 - **F** is the label for the end of the loop



Assembly:

```

add $2, $0, $0 ]A
add $3, $0, $0 ]B
loop: beq $3, $4, done ]C
      add $2, $2, $3 ]E
      add $3, $3, 1 ]D
      j loop
done:
  
```


iclicker.

A) eq
B) ne

Implement the C code in MIPS assembly

```
if (x == 0) {  
    x = 1;  
}
```

Handwritten annotations: A green arrow points to the condition `x == 0` with the label `$2`. The code blocks are labeled with red boxes: `if (x == 0) {` is labeled **A**, `x = 1;` is labeled **B**, and `}` is labeled **C**.



Assembly:

```
bne $2, $0, skip  
add $2, $0, 1    # x=1  
skip:
```

A green arrow points from the `bne` instruction to the `skip:` label.

Hint: Sometimes it's easier to invert the original condition.

Change "continue if $x < 0$ " to "skip if $x \geq 0$ ".

iclicker.

A) eq

B) ne

The address in branch is an *offset* from PC+4 to the target address

Branch On Equal beq I if(R[rs]==R[rt])
 $PC = PC + 4 + \text{BranchAddr}$ (4) 4_{hex}

address $\ll 2$

0x1004000
 4
 8
 C

beq \$1, \$0, L
 add \$1, \$3, \$0
 add \$2, \$3, \$3
 j somewhere
 L: add \$2, \$3, \$3

things skipped

of instructions to skip
 a) 1
 b) 2
 c) 3
 d) 4

0x1004010 → L:
 1004000
 +4
 +C
 1004010

What value should be stored in the address of the beq instruction?

iclicker.


00 0100	000 01	00000	0000 0000 0000	0011
op	rs	rt	address	

rs ← srcs → rt

address ← 10 - 2¹⁵ = -2¹⁵

Architecture Design: Make the common Case fast

- Most branches go to targets less than 32,767 instructions away
- Slowly simulate branches that are farther than 32,767 (i.e., Far) instructions away





Implement Branches (w/o jumps)

beq
bne

iclicker.

Which alu_op for beq and bne?

- a) ADD
- b) SUB
- c) AND
- d) OR
- e) NOR




Use Jump Register (JR) to jump beyond 256MB

jr rs

→ PC = R[rs]

■ rs acts as a pointer to a pointer



Address	Data
0x00000000	
0x0
0x10000000	
0x1
0x20000000	
0x2
0x30000000	
0x3
0x40000000	
0x4
...	...
...	...
...	...
...	...
0xF0000000	
0xF

i>clicker®

Which rs could be used correctly in JR?

A) \$1 B) \$2 C) \$3 D) \$4 E) Any

Jump register is R-type but only needs 1 register specifier

jr \$rs

1 reg spec


op	rs	rt	rd	shamt	func
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

■ Example:

jr \$3

00 0000	000 11	00000	00000	00000	00 1000
---------	--------	-------	-------	-------	---------

Implementing Jump Register




Control Implemented



Which type of branch is taken when control_type = 10

- a) No branch taken
- b) Taken branch
- c) j
- d) jr



Architecture Design: Make the common case fast

- To use JR we need to set all 32 bits in a register, but we do not have an instruction to do this directly.
- Most of the time, 16-bit constants are enough.
- It's still possible to load 32-bit constants, but at the cost of multiple instructions and temporary registers.


Use two instructions lui, ori sequence to construct 32-bit addresses

- ori can set the lower 16 bits

```
ori $12, $0, 0xbeef    # $12 = 0x0000beef
```

- Load Upper Immediate (lui) can set the upper 16 bits
 - lui loads the highest 16 bits of a register with a constant, and clears the lowest 16 bits to 0s.

```
lui $12, 0xdead    # $12 = 0xdead0000
```



The diagram illustrates the operation of the `lui` instruction. A red arrow points from the constant `0xdead` in the instruction to the upper 16 bits of the resulting 32-bit value `0xdead0000`. Another red arrow points from the `0xdead` constant to the `0xdead` portion of the result, and a third red arrow points from the `0000` portion of the result back to the `0xdead` constant, indicating that the lower 16 bits are cleared to zero.

lui is an I-type instruction

00 1111	000000	01100	1101 1110 1010 1101
---------	--------	-------	---------------------

op

rs

rt

imm

■ $R[\underline{rt}] = \{\underline{imm}, \underline{16'b0}\}$

lui \$12, 0xdead # \$12 = 0xdead0000



```
lui $12, 0x3D  
ori $12, $12, 0x900
```



```
ori $12, $12, 0x900  
lui $12, 0x3D
```

These two code snippets will store the same value in Register 12.


- A) True
- B) False

lui Implemented

iclicker.

Value for alu_src2?
rd_src?

- a) 0
- b) 1
- c) x



Implement the C code in MIPS assembly

$x = -x$
if ($x < 0$) {
 $x = -x$;
}

Assembly:

dest -1 if $x < 0$
 -2

slt $\$3$, $\$2$, $\$0$
b eq $\$3$, $\$0$, skip
 \rightarrow sub $\$2$, $\$0$, $\$2$

src

skip:


iclicker. BNE
BEQ

- A) eq
- B) ne

Set if Less Than (slt) sets a register to a Boolean (1 or 0) based on a comparison.

32'bi
32'b0


expression
slt rd, rs, rt # $R[rd] = (R[rs] < R[rt]) ? 1 : 0$
true false



slti rt, rs, imm # $R[rt] = (R[rs] < \text{imm}) ? 1 : 0$



slt and slti Implemented



Full Machine Datapath (so far)

