

Exam 2 is Live!

## **MIPS Load & Stores**


| handout

# Today's lecture

- **MIPS Load & Stores**
  - Data Memory
  - Load and Store Instructions
  - Encoding
  - How are they implemented?

# State – the central concept of computing

What happens when the register file can be only so big?



# We need more space!

## Registers

→ Fast

High Bandwidth

Synchronous

→ Small (32x32 bits)

→ Expensive

## Main Memory

→ Slow

→ Low Bandwidth

Not always synchronous

→ Large ( $2^{32}$ B)

→ Cheap-ish

# Harvard Architecture stores programs and data in *separate* memories


## Instruction memory:

- Contains instructions to execute
- Treat as read-only

## Data memory:

- Contains the data of the program
- Can be read/written

## Data Memory is byte-addressable with $2^{32}$ bytes



$$\text{word} = \underline{32\text{b}} = 4\text{B}$$

<u>word_we</u>	<u>byte_we</u>	Operation	
→ 0	0	Read (Load)	$\text{DATA\_OUT} = \text{M}[\text{ADDR}]$
0	1	Write (Store) <u>byte</u> in ADDR	$\text{M}[\text{ADDR}] = \text{DATA\_IN}[7:0]$
1	0	Write (Store) <u>word</u> in ADDR	$\text{M}[\text{ADDR}]^{\dagger} = \text{DATA\_IN}[31:0]$

(Handwritten notes: *32b* points to ADDR; *MEMORY* points to M; *synch* points to the word\_we=1, byte\_we=0 row.)

$^{\dagger}(\text{ADDR must be word aligned; e.g., ADDR}[1:0] == 2'b00)$

# We can load or store bytes or words

< 4

Word

Load

Store

lw  
 $R[\text{rt}] = M[\text{ADDR}][31:0]$

sw  
 $M[\text{ADDR}] = R[\text{rs}][31:0]$

lb  
 $R[\text{rt}] = \text{SEXT}(M[\text{ADDR}][7:0])$

sb  
 $M[\text{ADDR}] = R[\text{rs}][7:0]$   
 /sb


lbu  
 $R[\text{rt}] = \text{ZEXT}(M[\text{ADDR}][7:0])$

Byte

char c = "a";  
 ↑


unsigned char uc = ...


# Indexed addressing derives ADDR from a base “pointer” register and a constant





# Load word (lw) is Little Endian






sign-extend

lb \$12, 0(\$3)

Data Memory



$R[3] + 1$

`lbu $12, 1($3)`

Register File

...	...
\$3	0x10010000
...	...
\$12	
...	...

offset  $R3 + 1$


Data Memory

...		
0x10010000		a) ←
0x10010001		b) ←
0x10010002		c) ←
0x10010003		
0x10010004		d) ←
0x10010005		e) ←
0x10010006		
0x10010007		
0x10010008		
...		
...		


Where is data read from?



`lbu $12, 1($3)`



Data Memory



What data is loaded into the register?

- a) 0x0000F200
- b) 0x000000F2
- c) 0xFFFFF200
- d) 0xFFFFFFFFF2


iclicker®

value Src

sb \$12, 2 (\$3)

Data Memory

Register File



+2

0x10010000  
0x10010001  
0x10010002  
0x10010003  
...  
...

What data is  
stored into  
memory?

- a) xAA
- b) xBB
- c) xCC
- d) xDD

## Convert C code into MIPS assembly

```
int a = 10;  
int b = 0;  
void main() {  
    b = a+7;  
}
```

## Convert C code into MIPS assembly


*global*

```
int a = 10;  
int b = 0;  
void main() {  
    b = a+7;  
}
```

*global*  
*4B*

```
.data  
a: .word 10  
b: .word 0  
.text  
main:  
    4B load address  
    la $4, a
```

Data Memory





## Which code finishes converting C code into MIPS assembly? iclicker.


```
int a = 10;
int b = 0;
void main() {
    b = a+7;
}
```

```
.data
a: .word 10
b: .word 0
.text
main:
    la    $4, a
```

\$4 = 0x10010000

→ 0x10010000  
0x10010001  
0x10010002  
0x10010003  
0x10010004  
0x10010005  
0x10010006  
0x10010007

Data Memory



A

```
lw    $5, 0($4)
addi  $5, $5, 7
sw    $5, 0($4)
```

B

```
lw    $5, 0($4)
addi  $5, $5, 7
sw    $5, 1($4)
```

C

```
lw    $5, 0($4)
addi  $5, $5, 7
sw    $5, 2($4)
```


D

```
lw    $5, 0($4)
addi  $5, $5, 7
sw    $5, 4($4)
```



## Convert C code into MIPS assembly

```
int a = 10;
int b = 0;
void main() {
    b = a+7;
}
```

```
.data
a: .word 10
b: .word 0
.text
main:
    la    $4, a
    lw    $5, 0($4)
    addi  $5, $5, 7
    sw    $5, 4($4)
```




## Loads and stores use the I-type format





# load word implemented

$$\text{Addr} = R[\text{rs}] + \text{sign\_ext}(\text{imm})$$




# load byte unsigned implemented





# store implemented



# Full Machine Datapath – Lab 6

