Skip to content

This repository contains verilog code and BDF modules for various cases. Verilog is commonly used to program FPGAs. These modules were made with Altera Quartus.

Notifications You must be signed in to change notification settings

AlanBytes/Digital_Logic_Design_Projects

Folders and files

NameName
Last commit message
Last commit date

Latest commit

Β 

History

4 Commits
Β 
Β 
Β 
Β 
Β 
Β 

Repository files navigation

Digital Logic Design Code Collection

This repository contains several Verilog codes and .bsf files created for different purposes.
Each file demonstrates a specific digital design or function.


πŸ“‚ Projects and Descriptions

File Name Description
`` .
`` .
`` .
`` .
`` .
`` .
`` .
``

🧰 Tools

  • Language: Verilog
  • Synthesis: Quartus
  • Simulator: ModelSim

This repository is part of my portfolio, showcasing my skills in Verilog programming and digital logic design.


πŸ“œ License

This project is open-source for learning and demonstration purposes.

About

This repository contains verilog code and BDF modules for various cases. Verilog is commonly used to program FPGAs. These modules were made with Altera Quartus.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published