
dicated revision



ers count up or down. DVX11 is used multiplexers D10, E10, and F10.

ACX10 (X axis unmultiplexed digitaltre transferred to the output of the outputs of the latches on each rising the microcomputer clock circuitry), anals are sent to the digital-to-analog eo output.

outputs represent the physical placetor. The far left of the monitor screen e far right is 1023. Therefore, if the was greater than 1023, the monitor ide of the screen and start again on wraparound" condition. To prevent a select input from UNMDACX11 goes than 1023 or less than 0. This selects in the multiplexers to the DACs, forcthus keeping the beam on the apnistead of allowing it to wraparound. valid) outputs from the X and Y posiatched and gated together to enable valid). NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale California. This drawing is only conditionally issued, and neither receipt not possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any right to reproduce this drawing or any part hereon, nor any right to reproduce this drawing or any part hereof, except for manufacture by vendors of Atari, Incorporated and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.


Sheet 2, Side A




COCKTAIL ASTEROIDS
Video Generator
Section of 034986-XX G

A Warner Communications Company

X AND Y POSITION COUNTERS





TIMERØ 13 89 11 LDSTROBE

ounter are two identical circuits. criptiondiscusses only the X position

containate multipliers (J8 and K8), d E9), miltiplexers (D10, E10, and F10), and H11. The output of the down/up umberhat represents the horizontal nonitoscreen (or X axis), with 0 being and 103 being the far right side of the asing its binary number output will be right left, respectively. The vector codes astructions from its memory, that da to alter the binary count of ways.

eset the counters to an entirely difevious:ontents. This will cause the catiomn the monitor screen instannew actor from a different starting ious votor ended. While the beam is "jumping" to this new position, the beam itself is turned off to prevent unwanted lines from appearing on the screen. To preset this new position into the counters, the state generator causes LDSTROBE to go low. At this time, a new 12-bit number (DVX0-11) is loaded into the counters from the vector generator memory data latches.

The state machine can also instruct these counters to count up or down any specific number of counts. This will cause the beam to move to the left or to the right a specific distance relative to where it was. During this beam movement, the beam is turned on with the desired intensity. This is the procedure used to draw a vector on the monitor screen. The direction (to the left or right) and length (0 to 1023) of the vector to be drawn relative to the beam's current position is determined by DVX0-11 (from the vector generator memory data latches). This data contains information that determines how many clock pulses the counters will receive and whether the counters will count up or down.


DVX0-9 memory data is loaded into rate multipliers J8 and K8. The function of these devices is to space the desired number of counter clock pulses at equal intervals over the time period that it will take to draw the desired vector. This insures that vectors of different lengths will still be displayed with the same relative beam intensity. DVX10 and 11 are loaded directly into the counters. DVX10

determines whether the counter to control the select input of m

The UNMDACX1 thru UNMDA to-analog converter signals) an multiplexers and stored at the o edge of the 6 MHz clock (from the DACX1* thru DACX10* sign converters (DACs) in the X vide

The DACX1* thru DACX10* or ment of the beam on the monitor is 0, the center is 512, and the DACX1* thru DACX10* signal where the left side of the screen, a "which was a side on the screen, in the screen was a screen w

The XVLD and YVLD (X and Y value tion counter multiplexers are latte Z axis output, BVLD (beam



machine from advancing to its next state until the vector currently being drawn is completed. As soon as the vector has been drawn, STOP goes low, allowing the state machine to advance to the next state in its intended sequence.

The vector timer consists of multiplexer F6, decoder E7, LATCH M7, ADDER M6, and counters B7, C7, and D7. M7 contains a scale factor which is added in M6 to the four timer signals. If TIMER0 thru TIMER3 inputs are any state but all high, decoder E7 directly decodes the sum and loads the decoded low into one of the counters. When GO goes low, the counters count from the loaded count until the counters all reach their maximum count. This count is a maximum length of 1024. At this time STOP goes low and clears the GO flip-flop of the state machine.

If the TIMER signals are all high, ALPHANUM goes low and data signals DVX11 and DVY11 are decoded by decoder E7. This is added to the scale factor and loaded into the counters.

The X and Y position counters Therefore, the following description of counters.

LDSTROBE -

The X position counters contain down/up counters (C9, D9 and E9), rru and associated gates (B8 and H10). counters is a 12-bit binary number th location of the beam on the monitors the far left side of the screen and 10:3 screen. Increasing or decreasing hi cause the beam to move to the righton generator state machine decodes n and then is capable of using that dita these counters in one of two ways.

The state machine can preset this ferent number from their previous co beam to "jump" to a new locationor taneously, i.e., for drawing a new voc position than where the previous vet


xis out-

ts in a ars the 0 thru is exe-

le for a ing the ation.

the X vector nput to r timer hine is he vece from hrough ınd GO

.5 MHz ne freer. The essina s low). ih until



STATE MACHINE

The state machine is the "master controller" of the vector generator circuitry. It receives instructions from the game MPU, via the vector generator RAM. It carries out these instructions by accessing the appropriate sections of the vector generator ROM memory, using the vector generator program counter to do so. The state machine reads the vector generator ROM data (via Timer 0-3) and decodes this information to determine how it should use this data: 1) to draw a vector; 2) to move the monitor beam to a new position on the monitor display; 3) to "jump" to a new vector memory address; 4) to return to a previous vector memory address; or 5) to tell the game MPU that it has completed its current instructions, and is waiting for its next command.

The state machine consists of input gates B8 and E6, ROM C8, latch D6, clock circuitry A7, and decoder E8. Four bit input TIMER0 thru TIMER3 is the operation code input to the state machine. The A4 thru A6 address input to ROM C8 tells the ROM which instructions to perform. Address inputs A0 thru A3 from latch D8 tells the ROM which state was last performed. The address A7 input \overline{GO} tells the ROM that the position counters are presently drawing a vector. The \overline{HALT} input to A7 tells the ROM that the vector generator has completed its operations.

During initial power-up of the game, the HALT signal is preset low. The microcomputer reads the high HALT signal through its switch input port (buffer M10) on data line DB0. This tells the microcomputer that the vector generator is halted and waiting for an instruction. To ensure that the beam is off when the state machine is halted, the high HALT, clock-

ed through latch D8, results in a low BLANK to the Z axis output.

The microcomputer outputs an address that results in a DMAGO signal that causes HALT to go high, and clears the vector generator data latches. This makes TIMERO thru TIMER3 signals all low. The state machine now begins executing instructions, starting at vector memory location 0.

When the state machine receives the operation code for a HALT instruction, it outputs a low HALTSTROBE, setting the HALT flip-flop A9, and suspending state machine operation.

The GO signals load and enable the vector timer and the X and Y position counters and tell the ROM that the vector generator is now actively drawing a vector. The HALT input to GO flip-flop A9 sets the outputs to ensure that the vector timer and position counters are not active when the state machine is halted. When a low GOSTROBE is clocked through A9, the vector timer and X and Y position counters begin to operate from the GO, GO and GO* signals. When STOP is clocked through A9, the vector timer has reached its maximum count, and GO goes high. This means the vector has been drawn.

The VGCK input to the clock circuitry is a buffered 1.5 MHz clock signal from the microcomputer. This is the same frequency used to clock the MPU of the microcomputer. The signal clocks latch D8 unless the microcomputer is addressing the vector RAM or ROM memories (when VMEM goes low). Then the clock input to latch D8 goes high and stays high until VMEM goes high.

VECTOR GENERATOR PROGRAM COUNTER PR29 DMALD 89 DMAPUSH ADMA3 ADMAA L 508 F4, L5670 H4. L5670 J4, L5670 REG FILE 88 04 0.6 w B QC RЪ 00/7 DMALD В5 ADMAZ LOAD2 L504 LOADS ٥٥ ADMAS COUNTER DMAPUSH L504 P. 227 * INSTALL RPS ONLY IF USING LSI70'S INSTEAD OF LS670'S LOADS ADMAS L5193 ADM A7 LOAD7 QC RP2 10 K LOADE QΒ LOADI DVYI LDAD2 DVY2 - LOAD3 LS367 LOAD4 DMALD CRVR DVY4 -- LOADS LOADS B 35 LS193 LOADIO OB ADMAIO COUNTER Q¢ OADI2 LOADT

LOADS

- COAD9

LOADIO

LOADII LOADI2

YCARRY

56 15367

CRVR

DV YB

DVYIO

Counters F5, H5 and J5 contain the address of the next data byte (instruction) to be fetched from the Vector Generator memory. Because these counters point to the next instruction in memory to be retrieved and performed, they are called the program counter. This program counter is incremented one count (to the next sequential address) each time the information at its current address is loaded into data latch 0 or data latch 2.

TIMERO

The program counter may also be preset to "jump" to a new address. This new address can be loaded into the program counter from the vector generator memory via data latches F7 and H7 and buffers H6 and J6.

The program counter may also be preset to "return" to a previous address which it had stored in its "stack". The stack consists of register files F4, H4, & J4, and down/up counter K5. The stack is a 4-word 12-bit memory, used to save the contents of the program counter for future reference. It is loaded when DMAPUSH is low. Immediately after information is written into the stack, counter K5 increments one count. Immediately before loading the program counter from the stack, counter K5 decrements one count.

P. R 27

