Core 0	Core 1	D-Cache 0	D-Cache 1	L2-Cache	DRAM Ctl	AXI	Boot ROM	UARTs	Debug