Mnem	onic,	Decement	Contra	14-Bit Opcode				Status	
Opera	inds	Description	Cycles	MSb	MSb		LSb	Affected	Notes
		BYTE-ORIENTED FILE RE	GISTER OPE	RATIO	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	0.0		dfff		Z	1,2
CLRF	f	Clear f	1	0.0	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	0.0		0xxx		Z	
COMF	f, d	Complement f	1	0.0		dfff		Z	1,2
DECF	f, d	Decrement f	1	0.0	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	0.0		dfff			1,2,3
INCF	f, d	Increment f	1	0.0		dfff		Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	0.0		dfff			1,2,3
IORWF	f, d	Inclusive OR W with f	1	0.0		dfff		Z	1,2
MOVF	f, d	Move f	1	0.0		dfff		Z	1,2
MOVWF	f	Move W to f	1	0.0	0000	lfff	ffff		
NOP	-	No Operation	1	0.0		0xx0			
RLF	f, d	Rotate Left f through Carry	1	0.0		dfff		С	1,2
RRF	f, d	Rotate Right f through Carry	1	0.0	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	0.0		dfff		C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	0.0	1110	dfff			1,2
XORWF	f, d	Exclusive OR W with f	1	0.0	0110	dfff	ffff	Z	1,2
		BIT-ORIENTED FILE REG	SISTER OPER	OITAS	ıs				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CONTR	OL OPERATI	ONS					
ADDLW	k	Add literal and W	1	11		kkkk		C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10		kkkk			
CLRWDT	-	Clear Watchdog Timer	1	0.0		0110		TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk			
IORLW	k	Inclusive OR literal with W	1	11	1000			Z	
MOVLW	k	Move literal to W	1	11		kkkk			
RETFIE	-	Return from interrupt	2	0.0	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk			
RETURN	-	Return from Subroutine	2	0.0	0000	0000	1000		
SLEEP	-	Go into standby mode	1	0.0	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1 1	11	1010	kkkk	kkkkk	Z	I

AURL	7V K	Exclusi	ve Ort litera	ai with av			1	11 10	10 KKKK	KKKK	
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on RESET	Details on page
Bank	0							•	•		
00h	INDF	Uses cor	Uses contents of FSR to address Data Memory (not a physical register)								11
01h	TMR0	8-bit Real-Time Clock/Counter								xxxx xxxx	20
02h	PCL	Low Order 8 bits of the Program Counter (PC)								0000 0000	11
03h	STATUS ⁽²⁾	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	8
04h	FSR	Indirect Data Memory Address Pointer 0								xxxx xxxx	11
05h	PORTA ⁽⁴⁾	_	_	_	RA4/T0CKI	RA3	RA2	RA1	RA0	x xxxx	16
06h	PORTB ⁽⁵⁾	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	xxxx xxxx	18
07h	_	Unimplemented location, read as '0'								_	_
08h	EEDATA	EEPROM Data Register								xxxx xxxx	13,14
09h	EEADR	EEPROM Address Register								xxxx xxxx	13,14
0Ah	PCLATH	_	Write Buffer for upper 5 bits of the PC ⁽¹⁾							0 0000	11
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	10
Bank	1				•		•	•	•	•	
80h	INDF	Uses Contents of FSR to address Data Memory (not a physical register)									11
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	9
82h	PCL	Low order 8 bits of Program Counter (PC)								0000 0000	11
83h	STATUS (2)	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	8
84h	FSR	Indirect data memory address pointer 0									11
85h	TRISA	_	PORTA Data Direction Register							1 1111	16
86h	TRISB	PORTB Data Direction Register								1111 1111	18
87h	_	Unimplemented location, read as '0'								_	_
88h	EECON1	_	_	_	EEIF	WRERR	WREN	l WR	RD	0 x000	13
89h	EECON2	EEPROM Control Register 2 (not a physical register)									14
0Ah	PCLATH	Write buffer for upper 5 bits of the PC ⁽¹⁾						0 0000	11		
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	10