ECE 218- L01 Lab Date: 02/22/2021

Dr. Borkar

Lab Instructor: Muyu Yang

Preliminary Assignment

Excess-3 BCD Encoder

Decimal	Nat	ural l	BCD	Excess-3 BCD			
	A ₂	A ₁	A ₀	Y ₂	Y_1	Yo	
0	0	0	0	0	1	1	
1	0	0	1	1	0	0	
2	0	1	0	1	0	1	
3	0	1	1	1	1	0	
4	1	0	0	1	1	1	
5	1	0	1	X	X	X	
6	1	. 1	0	X	X	X	
7	- 1	1	1	X	X	X	

A_2/A_1A_0	00	01	11	10
0	_0		0	
1		X	X	
30	Y ₂	$= A_2 A_0' + A_2' A_0 +$	A_1	***************************************
A_2/A_1A_0	00	01	11	10
0		0		0
1		X	(x)	X
	1	$Y_1 = A_1' A_0' + A_1 A_0$		77
A2/A1A0	00	01	11	10
0		0	0	
1	(1)	X	X	(X)
200		$Y_0 = A'_0$		10 9855

Na	Natural BCD			Intermediary Functions				Excess-3 BCD		
A ₂	A ₁	A ₀	Ao'	A1'A0'	A ₁ A ₀	A2A0'	A2'A0	Y_2	Y_1	Y ₀
0	0	0	1	1	0	0	0	0	1	1
0	0	1	0	0	0	0	1	1	0	0
0	1	0	1	0	0	0	0	0	0	1
0	1	1	0	0	1	0	1	1	1	0
1	0	0	1	1	0	1	0	1	1	1
1	0	1	0	0	0	0	0	0	0	0
1	1	0	1	0	0	1	0	1	0	1
1	1	1	0	0	1	0	0	0	1	0

Excess-3 BCD Decoder


Decimal	Exc	ess-3	BCD	Natural BCD			
	A_2	A_1	A_0	Y_2	Y_1	Y_0	
0	0	1	1	0	0	0	
1	1	0	0	0	0	1	
2	0	0	1	0	1	0	
3	1	1	0	0	-1	- 1	
4	1	1	1	1	0	0	
5	0	0	0	1	0	1	
6	1	0	1	1	1	0	
7	0	1	0	1	1	1	

A_2/A_1A_0	00	01	11	10
0		0	0	V
1	0	A	D	0
	Y	$Y_2 = A_2 A_0 + A_2' A_0'$		
A_2/A_1A_0	00	01	11	10
0	0	(Î)	0	
1	0	(1)	0	(1)
86	Y	$Y_1 = A_1' A_0 + A_1 A_0'$	30	
A_2/A_1A_0	00	01	11	10
0		0	0	
		9240	0	


		Excess	s-3		Intermediary BCD						
A ₂		A_1		A ₀	$A_2A_1A_0$	A ₁ 'A ₀	A ₁ A ₀ '	A ₀ '	Y ₂	Y ₁	Y ₀
	0		1	1	0	0	0	0	0	0	0
	1		0	0	0	0	0	1	0	0	1
	1		0	1	0	1	0	0	0	1	0
	1		1	0	0	0	1	1	0	1	1
	1		1	1	1	0	0	0	1	0	0

Schematics

Inputs and outputs from top to bottom are $A_2,\,A_1,\,A_0$ and $Y_2,\,Y_1,\,Y_0,$ respectively.




Encoder Circuit




Decoder Circuit

Breadboard Layout

I have color coded my inputs A_2 , A_1 , and A_0 with blue, green, and yellow, respectively. The 4069 chip is an inverter, the 4081 is a 2-input AND gate, the 4001 is a 2-input NOR gate, the 4075 is a 3input OR gate, and the 4071 is a 2-input OR gate.



Encoder Breadboard



Decoder Breadboard

Data Table

Encoder

A2	A ₁	A ₀	LED 1 (Y2)	LED 2 (Y1)	LED 3 (Y ₀)
LOW	LOW	LOW	6		
LOW	LOW	HIGH			
LOW	HIGH	LOW	10	Ö	Ô
LOW	HIGH	HIGH	*		
HIGH	LOW	LOW	i i	ĺ	ĺ
HIGH	LOW	HIGH			
HIGH	HIGH	LOW			
HIGH	HIGH	HIGH	8	Ĵ	Ĵ

Decoder

A ₂	A_1	A_0	LED 1 (Y ₂)	LED 2 (Y ₁)	LED 3 (Y ₀)
LOW	LOW	LOW	53		
LOW	LOW	HIGH			
LOW	HIGH	LOW			
LOW	HIGH	HIGH			
HIGH	LOW	LOW			
HIGH	LOW	HIGH			
HIGH	HIGH	LOW			
HIGH	HIGH	HIGH	ii i		