

Alan Palayil

ECE 242 Midterm 2

Q1: 15/20

Q2: 13/15

Q3: 15/15

Q4: 19/20

1) a) CMP.W -(A2), D1

Compares the contents of -(A2) with D1

A2  $\rightarrow$  A2 - 2 = 8008

D1 - (A2) = 0004

b) BSET.B D2, (AS)+

AS  $\rightarrow$  \$800E, 3 bit is compared of \$1529 and value is stored.

c) ASL.W D3, D6

Destination operand is shifted 5 times left arithmetically.

A124  $\rightarrow$  1010 0001 0010 0100

Shift 1  $\rightarrow$  0100 0010 0100 1000

Shift 2  $\rightarrow$  1000 0100 1001 0000

Shift 3  $\rightarrow$  0000 1001 0010 0000

Shift 4  $\rightarrow$  0001 0010 0100 0000

Shift 5  $\rightarrow$  0010 0100 1000 0000  $\rightarrow$  2480

X=0, N=0, Z=0, V=0, C=0

d) RORL.W #3, D5 (x=1)

D5 = 8422  $\rightarrow$  1000 0100 0010 0010 (x=1)

Rotate 1  $\rightarrow$  0000 1000 0100 0101 (C=1)

Rotate 2  $\rightarrow$  0001 0000 1000 1010 (X=0, C=0)

Rotate 3  $\rightarrow$  0010 0001 0001 0100 (X=0, C=0)

X=0, C=0, N=0, V=0, Z=0

Register	Current	New
D0	\$A452	
D1	\$0066	
D2	\$0003	
D3	\$0005	
D4	\$A6AA	
D5	\$8422	\$2174
D6	\$A124	\$2480
D7	\$BFD2	

Register	Current	New
A0	\$8002	
A1	\$800F	
A2	\$800A	\$8008
A3	\$8004	
A4	\$8010	
A5	\$800E	\$8011
A6	\$8002	
A7	\$8000	

Memory	Current	New	Status Register					
\$8000	\$1B32			X	N	Z	V	C
\$8002	\$B302		a	X	0	0	0	0
\$8004	\$C020		b	X	X	X	X	X
\$8006	\$800A		c	0	0	0	1	0
\$8008	\$0002		d	0	0	0	0	0
\$800A	\$BCDE							
\$800C	\$FFFE							
\$800E	\$1529	\$1529						

~~1~~

~~1~~



2) a)	<p>MC68K</p> <p>CISC architecture</p> <p>It is a big-endian only architecture</p> <p>This has 8 general purpose registers (32-bit) &amp; 7 address registers with (24 bits)</p>	<p>MIPS</p> <p>RISC architecture</p> <p><del>It is a bi-endian architecture (big &amp; little)</del></p> <p>This has a 32 general purpose registers (32-bit)</p>
-------	---	--

- b)
- Stage 1) Instruction fetch
  - Stage 2) Instruction Decode
  - Stage 3) Execution
  - Stage 4) Data Memory Access
  - Stage 5) Write back to register

With the five stages, the five processes can run in parallel after the instruction is decode stage begins. The instruction register will be populated with data.

c) We can use the difference between the stack pointer and the frame pointer. The stack pointer (SP) points at the top of the stack, while the frame pointer (FP) points at the top of the stack frame i.e. a constant for a particular function. As space gets allocated for more variables, the SP moves to point to the remaining memory's beginning location. Hence, the current stack size can be calculated by taking the difference of the SP & FP values.

3) a) and \$t1, \$t0, \$v0

Format: and rd, rs, rt

Opcode	Rs	Rt	Rd	Function code
000000	01000	00010	01001	00000 100100

The machine code is 0x 01024824

b) or \$s5, \$a0, \$t7

Format: or Rd, rs, rt

Opcode	Rs	Rt	Rd	Function code
000000	00100	01111	10101	00000 100101

The machine code is 0x 008FA825

c) sraw \$a0, \$a1, \$t8

Format: sraw rd, rt, rs

Opcode	Rs	Rt	Rd	Function code
000000	11000	00101	00100	00000 000111

The machine code is 0x 03052007



11100111  
A 5  
10100101

4) ORG \$1000  
START:

MOVE.B #\$00, D1 // Clear D1 to 00.

LABEL:

~~MOVE.B #\$00, (A1) \*~~

LoopA TAS (A1)

For test and set  
flag

BNE LoopA

no need... \*

ANDI.B #\$A5, D1 // Clears K, M, N P

ORI.B #\$A5, D1 // Set J, L, O and Q.

CMPI.B #\$A5, D1 // Test to compare

BEQ LABEL // If the set isn't correct.

END START