ECE 485/585 Computer Organization and Design

Lecture 3: Instruction Set Architecture Fall 2022

Won-Jae Yi, Ph.D.

Department of Electrical and Computer Engineering
Illinois Institute of Technology

Instruction Set

- The repertoire of instructions of a computer
- Different computers have different instruction sets
 - But with many aspects in common
- Early computers had very simple instruction sets
 - Simplified implementation
- Many modern computers also have simple instruction sets

The MIPS Instruction Set

- Used as the example throughout the book
- Stanford MIPS commercialized by MIPS Technologies (<u>www.mips.com</u>)
- Large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers,
 - • •
- Typical of many modern ISAs
 - See MIPS Reference Data tear-out card, and Appendixes B and E

Arithmetic Operations

- operands.
- Add and subtract, three operands
 - Two sources and one destination
 - add a, b, c # a gets b + c
- All arithmetic operations have this form
- Design Principle 1: Simplicity favors regularity
 - Regularity makes implementation simpler (HO)
 - Simplicity enables higher performance at lower cost

Arithmetic Example

```
f = (g + h) - (i + j);

• Compiled MIPS code:


add t0, g, h  # temp t0 = g + h
add t1, i, j  # temp t1 = i + j
sub f, t0, t1 # f = t0 - t1
```

Register Operands

- Arithmetic instructions use register operands
- MIPS has a 32 × 32-bit register file
 Use for frequently accessed data
- Numbered 0 to 31

 32-bit data called a "word"
 - A fixed-sized data unit by the specific instruction set
 - Assembler names
 - \$t0, \$t1, ..., \$t9 for temporary values
 - \$50, \$s1, ..., \$s7 for saved variables
 - Design Principle 2: Smaller is faster
 - c.f. main memory: millions of locations

Register Operand Example



Memory Operands LOAD \$ STORE


Main memory used for composite data

• Arrays, structures, dynamic data


- To apply arithmetic operations
 - Load values from memory into registers
 - Store result from register to memory
 - Memory is byte addressed
 - Each address identifies an 8-bit byte
 - >> Words are aligned in memory
 - Address must be a multiple of 4
 - MIPS can be either Big Endian or Little Endian
 - Big Endian: Most-significant byte (MSB) at least address of a word
 - Little Endian: Least-significant byte (LSB) at least address of a word

Endian

Dx (050)



Memory Operand Example 1



Memory Operand Example 2

- C code: A[12] = h + A[8];
 - h in \$s2, base address of A in \$s3
- Compiled MIPS code:
- Index 8 requires offset of 32

 Vlw \$t0, 32(\$s3) # load word add \$t0, \$s2, \$t0

 vsw \$t0, 48(\$s3) # store word

 4 x 12

Register vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- Compiler must use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important!


Immediate Operands



addi \$s3, \$s3, <u>4</u>



• Just use a negative constant addi \$s2, \$s1, 91



- Design Principle 3: Make the common case fast
 - Small constants are common
 - Immediate operand avoids a load instruction

The Constant Zero

- MIPS register 0 (\$zero) is the constant 0
 - Cannot be overwritten
- Useful for common operations
 - E.g., move between registers
 - add(\$t2), \$s1), \$zero



Unsigned Binary Integers

Given an n-bit number

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

• Range: 0 to $+2^n - 1$



- Example
 - 0000 0000 0000 0000 0000 0000 1011₂

$$= 0 + ... + 1 \times 2^{3} + 0 \times 2^{2} + 1 \times 2^{1} + 1 \times 2^{0}$$

$$= 0 + ... + 8 + 0 + 2 + 1 = 11_{10}$$

- Using 32 bits
 - 0 to +4,294,967,295

2^s Complement Signed Integers

• Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \cdots + x_12^1 + x_02^0$$

- Range: -2^{n-1} to $+2^{n-1}-1$

- Example
 - 1111 1111 1111 1111 1111 1111 11100₂ $=-1\times2^{31}+1\times2^{30}+...+1\times2^{2}+0\times2^{1}+0\times2^{0}$ $= -2,147,483,648 + 2,147,483,644 = -4_{10}$
- Using 32 bits
 - -2,147,483,648 to +2,147,483,647

2^s Complement Signed Integers

- Bit 31 is sign bit
 - 1 for negative numbers
 - 0 for non-negative numbers
- $-(-2^{n-1})$ can't be represented
- Non-negative numbers have the same unsigned and 2s-complement representation
- Some specific numbers

```
• 0: 0000 0000 ... 0000
```

```
-1: 1111 1111 ... 1111
```

Most-negative: 1000 0000 ... 0000 Most-positive: 0111 1111 ... 1111

Signed Negation

- Complement and add 1
 - Complement means $1 \rightarrow 0$, $0 \rightarrow 1$

$$x + \overline{x} = 1111...111_2 = -1$$

 $\overline{x} + 1 = -x$

■ Example: negate +2

$$- +2 = 0000 \ 0000 \ \dots \ 0010_2$$


$$-2 = 1111 \ 1111 \ \dots \ 1101_2 + 1$$

= 1111 \ 1111 \ \dots \ 1110_2

9807 40005 9812

Sign Extension

- Representing a number using more bits
 - Preserve the numeric value
- In MIPS instruction set
 - addi: extend immediate value
 - 1b, 1h: extend loaded byte/halfword
 - beq, bne: extend the displacement
- Replicate the sign bit to the left
 - c.f. unsigned values: extend with 0s
- Examples: 8-bit to 16-bit
 - +2: 0000 0010 => 0000 0000 0000 0010
 - -2: 1111 1110 => 1111 1111 1111 1110




Representing Instructions


- Instructions are encoded in binary
 - Called machine code
- MIPS instructions
 - Encoded as 32-bit instruction words
 - Small number of formats encoding operation code (opcode), register numbers, ...
 - Regularity!

Register numbers

- \$t0 \$t7 are reg's 8 15



MIPS R-Format Instructions



- Instruction fields
 - op: operation code (opcode)
 - rs: first source register number
 - rt: second source register number
 - rd: destination register number
 - shamt: shift amount (00000 for now)
 - funct: function code (extends opcode)

MIPS R-Format Example

	000000	/000/ rs	/ v = (0)	rd	shamt	funct
Men (R	6 bits (dd \$t0	5 bits	5 bits	5 bits	5 bits	6 bits
002324 0201	ídd \$t0,	,	10x			
002324320	special	\$ s1	\$s2	\$t0	0	add
	0	17	18	8	0	32
	/	10001	10010	01000	00000	100000


Hexadecimal

- Base 16
 - Compact representation of bit strings
 - 4 bits per hex digit

0	0000	4	0100	8	1000	С	1100
1	0001	5	0101	9	1001	D	1101
2	0010	6	0110	Α	1010	Е	1110
3	0011	7	0111	В	1011	F	1111

- Example: ECA8 6420
 - 1110 1100 1010 1000 0110 0100 0010 0000

MIPS I-Format Instructions




• Immediate arithmetic and load/store instructions

d:splace

- rt: destination or source register number
- Constant: -2^{15} to $+2^{15} 1$
- Address: offset added to base address in rs
- Design Principle 4: Good design demands good compromises
 - Different formats complicate decoding, but allow 32-bit instructions uniformly
 - Keep formats as similar as possible

Stored Program Computers



for editor program

Memory

 Instructions represented in binary, just like data

- Instructions and data stored in memory
- Programs can operate on programs
 - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
 - Standardized ISAs


Logical Operations

Instructions for bitwise manipulation

Operation	C	Java	MIPS
Shift left	<<	<<	<u>s11</u>
Shift right	>>	>>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR		9/1	or, ori
Bitwise NOT	~	2	nor

 Useful for extracting and inserting groups of bits in a word


Shift Operations



- shamt: how many positions to shift
- Shift left logical
 - Shift left and fill with 0 bits
 - s11 by i bits multiplies by 2ⁱ
- Shift right logical
 - Shift right and fill with 0 bits
 - srl by *i* bits divides by 2^{*i*} (unsigned only)


AND Operations

- Useful to mask bits in a word
 - Select some bits, clear others to 0
 - Check on the status of a bit (1) or to force mask off (0)



MARE OFF

OR Operations



- Useful to include bits in a word
 - Set some bits to 1, leave others unchanged
 - To leave a bit unchanged (0) or to turn bits ON (1)


or \$t0, \$t1, \$t2



- \$t2 | 0000 0000 0000 000<mark>00 11</mark>01 1100 0000
- \$t1 0000 0000 0000 000<mark>11 11</mark>00 0000 0000
- \$t0 | 0000 0000 0000 000<mark>11 11</mark>01 1100 0000

NOT Operations

- Useful to invert bits in a word
 - Change 0 to 1, and 1 to 0
- MIPS has NOR 3-operand instruction
 - a NOR b == NOT (a OR b)




Register 0: always read as zero

- \$t1 | 0000 0000 0000 0001 1100 0000 0000
- \$t0 | 1111 1111 1111 1110 0011 1111 1111

Conditional Operations

- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- beg rs, rt, L1
 - if (rs == rt) branch to instruction labeled L1;
- bne (rs), (rt), L1
 - if (rs != rt) branch to instruction labeled L1;
- j L1
 - unconditional jump to instruction labeled L1


Compiling If Statements



Compiling Loop Statements

```
Size? Abytes per Index. & AssuprisulA.
• C code:
 while (save[i] ==
   • i in $s3, k in $s5, address of save in $s6
```


Compiled MIPS code:



Basic Blocks

- A basic block is a sequence of instructions with
 - No embedded branches (except at end)

No branch targets (except at beginning)



More Conditional Operations

- Set result to 1 if a condition is true
 - Otherwise, set to 0
- •slt rd, rs, rt
 - if (rs < rt) rd = 1; else rd = 0;
- •slti rt, rs, constant
 - if (rs < constant) rt = 1; else rt = 0;
- Use in combination with beq, bne

```
slt $t0, $s1, $s2 # if ($s1 < $s2)
bne $t0, $zero, L # branch to L</pre>
```

Branch Instruction Design

- Why not **blt**, **bge**, etc?
- Hardware for <, ≥, ... slower than =, ≠
 - Combining with branch involves more work per instruction, requiring a slower clock
 - All instructions penalized!
- beq and bne are the common case
- This is a good design compromise

Signed vs. Unsigned

- Signed comparison: slt, slti
- Unsigned comparison: sltu, sltui
- Example

 - slt \$t0, \$s0, \$s1 # signed • -1 < +1 ⇒ \$t0 = 1
 - sltu \$t0, \$s0, \$s1 # unsigned
 - $+4,294,967,295 > +1 \Rightarrow $t0 = 0$