

CORE INSTRUCTION SET

NAME, MNEMONIC	FOR- MAT	OPERATION (in Verilog)	/FUNG (hex)
Add	add	$R[R] = R(rs) + R[rt]$	(1) 0/20hex
Add Immediate	addi	$R[rt] = R(rs) + \text{SignExtImm}$	(1,2) 8hex
Add Imm. Unsigned	addui	$R[rt] = R(rs) + \text{SignExtImm}$	(2) 9hex
Add Imm. Signed	addsi	$R[rt] = R(rs) + R[rt]$	0/21hex

[illegible]

Load Byte Unsigned	1 _{bu}	$R[r] = \{2^{24} \cdot 0, M[R[r]] - \text{Sign}(\text{xtmm})\} \cdot 70\}$	2 _{hex}	(2)
Load Halfword Unsigned	1 _{hu}	$R[r] = \{16 \cdot 0, M[R[r]] + \text{Sign}(\text{xtmm})\} \cdot 15\}$	2 _{hex}	(2)
Load Linked	1 _l	$R[r] = M[r] + \text{Sign}(\text{xtmm})$	30 _{hex}	(2,7)
Load Upper Imm.	1 _{ui}	$R[r] = \{\text{imm}, 16 \cdot 0\}$	flex	

Load Word	1w	I	R[r] = M[R[s]+SignExtmm]	(2)	2 _{flux}
Not	not	R	R[r] = ~ (R[s] R[r])		0/27hex
Or	or	R	R[r] = R[s] R[r]		0/25hex
Or Immediate	or i	I	R[r] = R[s] ZeroExtmm	(3)	duch
Set Less Than	slt	R	R[r] = (R[s] < R[r]) ? : 0		0/2ahex

[illegible]

Store Byte	sb	$\text{M}[\text{R}[\text{rs}] + \text{SignExtImm}(7:0)] = \text{R}[\text{rt}](7:0)$	28_{hex}	(2)
Store Conditional	sc	$\text{M}[\text{R}[\text{rs}] + \text{SignExtImm}(7:0)] = \text{R}[\text{rt}];$ $\text{R}[\text{rt}] = \text{atomic} ? 1 : 0$	38_{hex}	(2.7)
Store Halfword	sh	$\text{M}[\text{R}[\text{rs}] + \text{SignExtImm}(15:0)] = \text{R}[\text{rt}](15:0)$	29_{hex}	(2)

	0/23hex	0/23dec	(1)	(2)
Score Word	err	I	$\text{M}[r[s]] - \text{S}[\text{SignExtImm}] = \text{R}[r]$	$(2)_{\text{hex}}$
Subtract	sub	R	$\text{R}[rd] - \text{R}[rs] - \text{R}[r]$	$(1)_{\text{dec}}$
Subtract Unsigned	subu	R	$\text{R}[rd] - \text{R}[rs] - \text{R}[r]$	$(0)_{\text{dec}}$

(4) $\text{jumpAddr} = \{ \text{PC}+1; 31:28; \text{address}, 2; 0 \}$
 (5) $\text{BranchAddr} = \{ \text{PC}+1; 31:28; \text{address}, 2; 0 \}$
 (6) Operands considered unsigned numbers (vs. 2's comp.)
 (7) Atomic test&set pair; $\text{R}[rt] = 1$ if pair atomic, 0 if not atomic

I	opcode	rs	rt	immediate
	26-25	21-20	16-15	
J	opcode	address		
	31	26-25		

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy,

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, *Computer Organization and Design*, 4th ed.

ARITHMETIC CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-	MAT	OPERATION	/FUNCT	/FUNCT
Branch On FP True	bc1	FR	if FPCond = FP_C + BranchAddr	(Hex)	11/00-1
Branch On FP False	bc0	FR	if FPCond = FP_C + BranchAddr		11/00-1
Branch On FP Zero	bcz	FR	if FPCond = FP_Z + BranchAddr		11/00-1
Branch On FP Non-Zero	bcn	FR	if FPCond = FP_NZ + BranchAddr		11/00-1
Branch On FP Unsig	bcs	FR	if FPCond = FP_U + BranchAddr		11/00-1
Branch On FP Single	bcsd	FR	if FPCond = FP_S + BranchAddr		11/00-1
FP Add	add	FR	FR[dst] = FR[src] + FR[reg]		11/11-1
FP Sub	sub	FR	FR[dst] = FR[src] - FR[reg]		11/11-1
FP Mul	mul	FR	FR[dst] = FR[src] * FR[reg]		11/11-1
FP Div	div	FR	FR[dst] = FR[src] / FR[reg]		11/11-1
FP Neg	neg	FR	FR[dst] = -FR[src]		11/11-1
FP Abs	abs	FR	FR[dst] = FR[src		11/11-1
FP Round	round	FR	FR[dst] = FR[src] rounded to nearest		11/11-1
FP Floor	floor	FR	FR[dst] = FR[src] rounded down		11/11-1
FP Ceiling	ceil	FR	FR[dst] = FR[src] rounded up		11/11-1
FP Trunc	trunc	FR	FR[dst] = FR[src] truncated		11/11-1
FP Sqrt	sqr	FR	FR[dst] = $\sqrt{\text{FR[src]}}$		11/11-1
FP Exp	exp	FR	FR[dst] = $\exp(\text{FR[src]})$		11/11-1
FP Log	log	FR	FR[dst] = $\log(\text{FR[src]})$		11/11-1
FP Sin	sin	FR	FR[dst] = $\sin(\text{FR[src]})$		11/11-1
FP Cos	cos	FR	FR[dst] = $\cos(\text{FR[src]})$		11/11-1
FP Tan	tan	FR	FR[dst] = $\tan(\text{FR[src]})$		11/11-1
FP Cot	cot	FR	FR[dst] = $\cot(\text{FR[src]})$		11/11-1
FP Sec	sec	FR	FR[dst] = $\sec(\text{FR[src]})$		11/11-1
FP Csc	csc	FR	FR[dst] = $\csc(\text{FR[src]})$		11/11-1
FP Sinh	sinh	FR	FR[dst] = $\sinh(\text{FR[src]})$		11/11-1
FP Cosh	cosh	FR	FR[dst] = $\cosh(\text{FR[src]})$		11/11-1
FP Tanh	tanh	FR	FR[dst] = $\tanh(\text{FR[src]})$		11/11-1
FP Coth	coth	FR	FR[dst] = $\coth(\text{FR[src]})$		11/11-1
FP Sech	sech	FR	FR[dst] = $\text{sech}(\text{FR[src]})$		11/11-1
FP Csch	csch	FR	FR[dst] = $\text{csch}(\text{FR[src]})$		11/11-1
FP Erf	erf	FR	FR[dst] = $\text{erf}(\text{FR[src]})$		11/11-1
FP Erfc	erfc	FR	FR[dst] = $\text{erfc}(\text{FR[src]})$		11/11-1
FP Gamma	gamma	FR	FR[dst] = $\Gamma(\text{FR[src]})$		11/11-1
FP GammaInv	gammaInv	FR	FR[dst] = $\Gamma^{-1}(\text{FR[src]})$		11/11-1
FP Beta	beta	FR	FR[dst] = $B(\text{FR[src]}, \text{FR[reg]})$		11/11-1
FP BetaInv	betaInv	FR	FR[dst] = $B^{-1}(\text{FR[src]}, \text{FR[reg]})$		11/11-1
FP Psi	psi	FR	FR[dst] = $\Psi(\text{FR[src]})$		11/11-1
FP PsiInv	psiInv	FR	FR[dst] = $\Psi^{-1}(\text{FR[src]})$		11/11-1
FP Zeta	zeta	FR	FR[dst] = $\zeta(\text{FR[src]})$		11/11-1
FP ZetaInv	zetaInv	FR	FR[dst] = $\zeta^{-1}(\text{FR[src]})$		11/11-1
FP PolyGamma	polyGamma	FR	FR[dst] = $\Psi(\text{FR[src]})$		11/11-1
FP HyperbolicSec	hyperbolicSec	FR	FR[dst] = $\text{sech}(\text{FR[src]})$		11/11-1
FP HyperbolicCsc	hyperbolicCsc	FR	FR[dst] = $\text{csch}(\text{FR[src]})$		11/11-1
FP HyperbolicTan	hyperbolicTan	FR	FR[dst] = $\tanh(\text{FR[src]})$		11/11-1
FP HyperbolicCot	hyperbolicCot	FR	FR[dst] = $\coth(\text{FR[src]})$		11/11-1
FP HyperbolicSecInv	hyperbolicSecInv	FR	FR[dst] = $\text{sech}^{-1}(\text{FR[src]})$		11/11-1
FP HyperbolicCscInv	hyperbolicCscInv	FR	FR[dst] = $\text{csch}^{-1}(\text{FR[src]})$		11/11-1
FP HyperbolicTanInv	hyperbolicTanInv	FR	FR[dst] = $\tanh^{-1}(\text{FR[src]})$		11/11-1
FP HyperbolicCotInv	hyperbolicCotInv	FR	FR[dst] = $\coth^{-1}(\text{FR[src]})$		11/11-1
FP EllipticF	ellipticF	FR	FR[dst] = $F(\text{FR[src]})$		11/11-1
FP EllipticE	ellipticE	FR	FR[dst] = $E(\text{FR[src]})$		11/11-1

FLOATING-POINT INSTRUCTION FORMATS

	opcode	fmt	ft	fs	fd	funct
FR	26-25	21-20	16-15	11-10	6-5	
FI	opcode	fmt	ft	immediate		
	26-24	21-20	16-15			

DECLARATION OF INTEREST

NAME	MNEMONIC	OPERATION
Branch Less Than	b.lt	$\text{if}(r[s] < r[t]) \text{PC} = \text{Label}$
Branch Greater Than	b.gt	$\text{if}(r[s] > r[t]) \text{PC} = \text{Label}$
Branch Less Than or Equal	b.le	$\text{if}(r[s] \leq r[t]) \text{PC} = \text{Label}$
Branch Greater Than or Equal	b.ge	$\text{if}(r[s] \geq r[t]) \text{PC} = \text{Label}$
Load Immediate	l.i	$\text{PC}[rd] = \text{immediate}$

move

move

$K[RJ] = K[RS]$

REGISTER NAME	NUMBER	USE	PREVIOUS ADDRESS
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$d0-\$d7	16-23	Saved Temporaries	Yes
\$s0-\$s9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

BASIC INSTRUCTION

R	opcode	rs	rt	rd	shamt	funct
31	26-25	21-20	16-15	11-10	6-5	
I	opcode	rs	rt	immediate		
31	26-25	21-20	16-15			
J	opcode	address				
31	26-25					

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, *Computer Organization and Design*, 4th ed.

[illegible]

- (1) $\text{opcode}(31:26) = 0$
- (2) $\text{opcode}(31:26) = 17 \dots (11_{10})$; if $\text{fmt}(25:21) = 16 \dots (10_{10})$ $\ell = s$ (single);

```

(-) speed@0.1.10%
    if fmi(25:21)=17,ens(11_hex)f=d(double)

```

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, *Computational*

IEEE 754 EI OATING POINT

IEEE 754 Symbols			
Exponent	Fraction	Object	
0	0	± 0	
0	0	\pm Denom	
1 to MAX-1	anything \neq Flt. Num		
MAX	0	$\pm \infty$	
MAX	MAX	\pm NaN	
S.F. MAX - 255	0	MAX - 2047	

S	Exponent
---	----------

S	Exponent	Fraction
31	30	23 22
		0

Component	ν
63	62

The diagram illustrates memory allocation and stack frame structure. On the left, a vertical axis represents memory addresses, with '0' at the bottom and '7,000,000' at the top. An arrow points from the '0' address to a box labeled 'Stack'. To the right of the 'Stack' box is a larger box labeled 'STACK FRAME'. Inside the 'STACK FRAME' box, there is a smaller box labeled 'Higher' at the top and '...' below it, indicating a range of memory addresses.

 $\psi_{\text{hex}} / \text{mm}$

$\$gr \rightarrow 1000\ 8000_{hex}$ \Downarrow Dynamic Data	$\$fp \rightarrow$ \Downarrow $\$fp$	Argument 5	Stack Grows \rightarrow Lower Memory Addresses
$1000\ 0000_{hex}$ \Downarrow Static Data		Saved Registers	
$pe \rightarrow 0040\ 0000_{hex}$ \Downarrow Text		Local Variables	
0_{hex} \Downarrow Reserved			

DATA ALIGNMENT

Double Word									
Word					Word				
	Halfword	Halfword	Halfword	Halfword		Halfword	Halfword	Halfword	Halfword
	Byte	Byte	Byte	Byte		Byte	Byte	Byte	Byte
0					1				
					2				
					3				
					4				
					5				
					6				
					7				
					8				
					9				
					10				
					11				
					12				
					13				
					14				
					15				
					16				
					17				
					18				
					19				
					20				
					21				
					22				
					23				
					24				
					25				
					26				
					27				
					28				
					29				
					30				
					31				
					32				
					33				
					34				
					35				
					36				
					37				
					38				
					39				
					40				
					41				
					42				
					43				
					44				
					45				
					46				
					47				
					48				
					49				
					50				
					51				
					52				
					53				
					54				
					55				
					56				
					57				
					58				
					59				
					60				
					61				
					62				
					63				
					64				
					65				
					66				
					67				
					68				
					69				
					70				
					71				
					72				
					73				
					74				
					75				
					76				
					77				
					78				
					79				
					80				
					81				
					82				
					83				
					84				
					85				
					86				
					87				
					88				
					89				
					90				
					91				
					92				
					93				
					94				
					95				
					96				
					97				
					98				
					99				
					100				
					101				
					102				
					103				
					104				
					105				
					106				
					107				
					108				
					109				
					110				
					111				
					112				
					113				
					114				
					115				
					116				
					117				
					118				
					119				
					120				
					121				
					122				
					123				
					124				
					125				
					126				
					127				
					128				
					129				
					130				
					131				
					132				
					133				
					134				
					135				
					136				
					137				
					138				
					139				
					140				
					141				
					142				
					143				
					144				
					145				
					146				
					147				
					148				
					149				
					150				
					151				
					152				
					153				
					154				
					155				
					156				
					157				
					158				
					159				
					160				
					161				
					162				
					163				
					164				
					165				
					166				
					167				
					168				
					169				
					170				
					171				
					172				
					173				
					174				
					175				
					176				
					177				
					178				
					179				
					180				
					181				
					182				
					183				
					184				
					185				
					186				
					187				
					188				
					189				
					190				
					191				
					192				
					193				
					194				
					195				
					196				
					197				
					198				
					199				
					200				
					201				
					202				
					203				
					204				
					205				
					206				
					207				
					208				
					209				
					210				
					211				
					212				
					213				
					214				
					215				
					216				
					217				
					218				
					219				
					220				
					221				
					222				
					223				
					224				
					225				
					226				
					227				
					228				
					229				
					230				
					231				
					232				
					233				
					234				
					235				
					236				
					237				
					238				
					239				
					240				
					241				
					242				
					243				
					244				
					245				
					246				
					247				
					248				
					249				
					250				
					251				
					252				
					253				
					254				
					255				
					256				
					257				

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS

B	Interrupt Mask	Exception Code
D		
31	15	6 2
	Pending Interrupt	
		U M L E

RD = Branch Delay; IIM = I-Tear Mode; EI = Exception I-oval; IE = Interrupt Enable

EXCEPTION CODES

Number	Cause of Exception	Number	Cause of Exception
0	Interrupt (hardware)	9	Brk Breakpoint Exception
1	Int Interrupt	10	RI Reserved Instruction Exception
4	ADL Address Error Exception (load or instruction fetch)	11	Cpl Coprocessor Unimplemented Exception
5	ADes Address Error Exception (store)	12	Ar Arithmetic Overflow Exception
6	IBE Bus Error on Instruction Fetch	13	Tr Trap
7	DBE Data Bus Error on Load or Store	15	PPE Floating Point Exception
8	SVS Swallow Exception		

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----

SI Size	Prefix	Symbol	IEC Size	Prefix	Symbol
10^3	Kilo-	K	2^{10}	Kibi-	Ki
10^6	Mega-	M	2^{20}	Mebi-	Mi
10^9	Giga-	G	2^{30}	Gibi-	Gi
10^{12}	Tera-	T	2^{40}	Tebi-	Ti
10^{15}	Peta-	P	2^{50}	Pebi-	Pi
10^{18}	Exa-	E	2^{60}	Exbi-	Ei
10^{21}	Zetta-	Z	2^{70}	Zebi-	Zi
10^{24}	Yotta-	Y	2^{80}	Yobi-	Yi