

ECE 485/585

Computer Organization and Design

Lecture 6: ALU Design

Fall 2022

Appendix B

Won-Jae Yi, Ph.D.

Department of Electrical and Computer Engineering
Illinois Institute of Technology

Outline

Project 2

- 1-Bit ALU Design
 - Logical operations
 - Addition
 - Subtraction
 - Conditional branch
- 32-Bit ALU Design
- Faster Adder Implementation

Logic Design Basics

- Information encoded in binary
 - Low voltage = 0, High voltage = 1
 - One wire per bit
 - Multi-bit data encoded on multi-wire buses
- Combinational element
 - Operate on data
 - Output is a function of input
- State (sequential) elements
 - Store information


5V

1	: 5V	(4.3V ~ 5V)
UX		(0.7 ~ 4.3V)
0	: 0V	(0.0V ~ 0.7V)

Combinational Elements


- AND-gate

- $Y = A \& B$




- Adder

- $Y = A + B$




- Multiplexer

- $Y = S ? I1 : I0$





- Arithmetic/Logic Unit

- $Y = F(A, B)$





Sequential Elements

- Register: stores data in a circuit
 - Uses a clock signal to determine when to update the stored value
 - Edge-triggered: update when Clk changes from 0 to 1




Sequential Elements

- Register with write control
 - Only updates on clock edge when write control input is 1
 - Used when stored value is required later



Clocking Methodology

- Combinational logic transforms data during clock cycles
 - Between clock edges
 - Input from state elements, output to state element
 - Longest delay determines clock period



Arithmetic Logic Unit (ALU)

- Datapath and Control unit are the main components of any processing unit
 - ALU is part of the datapath system
 - Computations are done in ALU
- ALU design using only AND, OR, inverter gates and multiplexors
- 32-bit ALU for MIPS
 - First build a 1-bit ALU
 - Use 32 1-bit ALUs to form 32-bit ALU


ALU Interface

Slt \$t1, \$t2, \$t3

- We will be designing a 32-bit ALU with the following interface:

ALU control lines	Function
<u>0000</u>	<u>AND</u>
<u>0001</u>	<u>OR</u>
<u>0010</u>	<u>add</u>
<u>0110</u>	<u>subtract</u>
<u>0111</u>	<u>set on less than</u>
<u>1100</u>	<u>NOR</u>


slt =



(beq bne branching)

1-Bit ALU

- Start with simple operations and build upon it
- Logical Operations for 1-Bit ALU:
 - AND
 - OR




1-bit logical unit for AND and OR

- The function of the ALU is determined by the control signals for the multiplexor

Addition

- Full-Adder (3,2) adder:
 - Each adder has 3 inputs:
 - 2 inputs for the operands
 - 1 input for the *CarryIn*
 - Each adder has 2 outputs
 - 1 output for the result
 - 1 output for the *CarryOut*




- Half-Adder (2,2) adder
 - Each half-adder has 2 inputs (no *CarryIn*)

Full adder (3, 2)

$$\text{Sum} = (A \oplus B) \oplus C_{in}$$


$$C_{out} = (A \cdot B) + (C_{in} \cdot (A \oplus B))$$



Half-adder (2, 2)

$$\text{Sum} = A \oplus B$$

$$C_{out} = A \cdot B$$




Full Adder

- Input/Output specifications for a 1-bit adder

Inputs			Outputs		Comments
a	b	CarryIn	CarryOut	Sum	
0	0	0	0	0	$0 + 0 + 0 = 00_{\text{two}}$
0	0	1	0	1	$0 + 0 + 1 = 01_{\text{two}}$
0	1	0	0	1	$0 + 1 + 0 = 01_{\text{two}}$
0	1	1	1	0	$0 + 1 + 1 = 10_{\text{two}}$
1	0	0	0	1	$1 + 0 + 0 = 01_{\text{two}}$
1	0	1	1	0	$1 + 0 + 1 = 10_{\text{two}}$
1	1	0	1	0	$1 + 1 + 0 = 10_{\text{two}}$
1	1	1	1	1	$1 + 1 + 1 = 11_{\text{two}}$


Full Adder

$$\left. \begin{aligned} \text{CarryOut} &= (b \cdot \text{CarryIn}) + (a \cdot \text{CarryIn}) + (a \cdot b) \\ \text{SUM} &= (a \cdot \bar{b} \cdot \overline{\text{CarryIn}}) + (\bar{a} \cdot b \cdot \overline{\text{CarryIn}}) + (\bar{a} \cdot \bar{b} \cdot \text{CarryIn}) + (a \cdot b \cdot \text{CarryIn}) \end{aligned} \right\} .$$



Expanding ALU Hardware


- Add more functionality by expanding the multiplexor
 - Additional inputs and control lines



00 → AND
01 → OR
10 → F.A.

Subtraction

- Subtraction is the same as adding the negative version of the operand
 - Invert each bit and add 1
- Add a new multiplexor to invert the operand **b**




NOR Gate

- Use the existing hardware in the ALU:

According to DeMorgan's:

$$\overline{(a + b)} = \overline{a} \cdot \overline{b}$$

- AND** gate and **NOT** **b** already exists;
 - add **NOT** **a** to the ALU
- Another Multiplexor and an inverter




32-bit ALU

Project 2

- Full 32-bit ALU can be created by connecting the adjacent 1-bit ALU's
- Results will ripple from the least significant bit **Result0** to most significant bit **Result31**
- **Ripple-Carry** adder


→ RCA

→ CRA



Set-on-Less-Than (slt) Instruction


- **slt**: compares two registers $r_s < r_t$
 - If $r_s < r_t$ then r_d set to 1; else r_d clear to 0.
- Another input (**Less**) required for the Result multiplexor:
 - ✓ connect 0 to **Less** input of upper 31 bits;
 - What about the least significant bit?
- Subtract (**a-b**) and the sign bit will determine the value for less input for the least significant bit
- A new output bit **SET** (adder output) is required for the most significant bit in the ALU



1-bit ALU for the MSB

- Overflow logic can also be integrated into most significant ALU bit

$$V = C_n \otimes C_{n-1}$$



Zero Detection

beq r_s, r_t, label

beq/bne

- Conditional branch instructions check if two registers are equal or unequal
 - do subtraction and see if the result is 0
- Needs simple hardware for NOR-ing 32 output bits:



~~= 0~~
≠ 0

$$\checkmark \quad \text{Zero} = \underbrace{(\underbrace{\text{result}31}_0 + \underbrace{\text{result}30}_0 + \dots + \underbrace{\text{result}2}_0 + \underbrace{\text{result}1}_0 + \underbrace{\text{result}0}_0)}_{\checkmark}$$

Zero = 1 \Rightarrow results are ZERO

32-bit MIPS ALU


- 4-bit control signals:
 - 2-bits for Operation
 - 1-bit for B_{negate} line
 - 1-bit for A_{invert} line




Area.

Gate Count

- How many gates are required by
 - 1-bit ALU? *20 gates*
 - 32-bit ALU? *20 x 32 gates*
 - n-bit ALU? *20n gates.*
- Assume AND/OR = 1gate, MUX=5gates, XOR=3gates, Inv=1gate





Faster Addition

- The key to speeding up addition is determining the carry into the higher order bits sooner
- With Carry Lookahead Adder (CLA), carries are computed in parallel

Summary

- An n -bit ALU can be designed by cascading n 1-bit ALUs
- ALU functionality is increased by adding more control signals and inputs to multiplexors
- Carry lookahead adders are used for fast addition
- Different design options are available for ALU implementations
 - Decision based on area, power and speed requirements