ECE 485/585 Practice Problems 2

Problem 1. A certain computer has a CPU running at 500 MHz. A program running on this machine ends up executing 200 million instructions, of the following mix:

	* 40.00	-
ype	CPI	Fred
	4	20 %
	3	30 %
	_	40 %
	2	10 %

a) What is the average CPI for this session?

Answer: $(20\% \cdot 4) + (30\% \cdot 3) + (40\% \cdot 1) + (10\% \cdot 2) = 2.3$

b) How much CPU time was used in this session?

Answer: 500 MHz implies 2 ns/cycle. So,

(200 x 106 instructions) · (2 ns/cycle) · (2.3 cycles/instruction) = 0.92 seconds

Problem 2.

a) How does the cache block size affect performance?

Answer. Increasing the block size increases performance up to a point, but performance decreases if the block size is too large.

b) List effect on the miss rate and performance if cache size is increased.

Answer. Increasing the cache size leads to a decrease in capacity misses, but may increase access time.

ECE 485/585 Practice Problems 2

Problem 3. Our cache has: 32-byte cache, 4-byte blocks and is 2-way set associative. The policies are: Write Back, LRU replacement.

Assume physical memory is as follows:

Address in hex	Address in decimal	Value
0x4	4	W
0x5	5	×
9xc	9	Λ
0x7	7	Z
:	***	:
0x14	20	ಡ
0x15	21	P
0x16	22	ပ
0x17	23	p
:	:	:
0x24	36	а
0x25	37	. 5
0x26	38	
0x27	39	S

a) For the each of the following instructions, indicate whether it is a hit or miss.

miss	miss	hit	hit	miss	
21(\$0)	2(\$0)	22 (\$0)	4(\$0)	37 (\$0)	
\$10,	\$10,	\$10,	\$10,	\$t0,	
1b	119	Sb	1b	1b	

b) Fill in the following table to indicate what values are in the cache at the end of this sequence. Include values for data, tag, LRU bit, valid bit and the dirty bit.

Valid Bit Dirty Bit LRU Bit	Dirty Bit		LRU Bit	Tag	Data
	0	0			
	0	0			
	1	0	0	0	wxyz
	τ	0	1	2	bdrs
	0	0			
	0	0			
	0	0			
	0	0			

c) Finally, indicate any changes to the main memory.

Answer: Memory location 22 holds x.

ECE 485/585 Practice Problems 2

Problem 4.

- a) Assume that you have a processor with the following specifications:
- Five pipeline stages as seen in the lecture notes (IF, ID, EX, MEM, WB)
 - Branch comparing done in the third stage
 - No forwarding implementation
- Register write and register read cannot happen in the same clock cycle
 - Multiple read/write possible with the memory in a clock cycle
 - Memory stage takes one cycle
- Cannot fetch instruction until branch comparison is done
 - No out-of-order execution

Fill in the pipeline execution. (Use IF=Instruction Fetch, ID=Instruction Decode, EX=Execute, MEM=Memory Access, WB=Write Back)

17					W B
16					M M
15					EX
14					QI
13				≥ ∞	
12				ΣωΣ	
10 11 12 13 14 15 16				Ä	
10			≥ ∞	₽	F
6		8 ×	2 u 2	<u> </u>	
		2 w 2	Ä		
6 7 8		Ä	₽		
9		₽	<u>.</u>		
2	≥ ∞				
4	2 u 2				
8	X				
2	Q	±			
1	뜨				
CC 1 2	add \$3, \$3, \$5	sub \$8, \$3, \$7	bne \$5, \$5, exit	lw \$10, 4(\$11)	add \$12, \$10, \$11
lnst.	add \$	3\$ qns	bne \$5	lw \$10	add \$

b) How many clock cycles does it need to execute the above set of instructions?

17


ECE 485/585 Practice Problems 2


Problem 5. Consider executing the following code on the 5-stage (IF, ID, EX, MEM, WB) pipelined datapath. (Pipeline has forwarding and hazard detection units)

a) How many cycles will it take to execute this code?

10 clock cycles. 1 stall cycle due to lw←→sub data hazard

b) Draw a pipeline diagram (similar to the figure below) that shows the dependencies and how they are to be resolved.





ECE 485/585 Practice Problems 2

c) Compute the CPI of the pipeline for the given program. What would be the CPI if there were no forwarding logic?

10 cycles/5 instructions \rightarrow CPI = 2

If no forwarding, then addi←→sw needs 2 stall cycles

Iw $\leftarrow \rightarrow$ sub needs 2 stall cycles instead of 1

Thus, total = 13 cycles

 $CPl_{no_forwarding} = 13/5 = 2.6$