Question 1. (20 Points)

Given the following code, a 5-stage MIPS pipeline like the one we studied in class, and the following assumptions:

- You have a branch delay slot, and assume branch taken.
- The decision for branching is made in the ID stage.
- You have forwarding from the end of EX stage until the beginning of the WB stage, and no other forwarding.

| 1000 | 1007 | ٥ | v | المهم | 1000 | 0 | Love |
|-------------------|-------------|------------|------------|------------------|-------------|------|----------------|
| (\$1) \$0, 0×0001 | \$0, 0×F001 | (3) | N1 | \$1, \$0, 0xA001 | \$0, 0x0001 | \$0 | \$2, \$0, loop |
| \$0, | 65 | (3) | \$0, N1 | \$0, | \$0, | \$1, | \$0, |
| (£) | (2) | ® - | (3) | \$1, | (5) | (22) | \$25 |
| addi | addi | slt | bne | addi | addi | slt | ped |
| loop: | | | | | | N1: | |
| - | 7 | ю | 4 | 2 | 9 | 7 | 80 |

a) How many times do you enter the loop? Explain your answer.

BI C BD TS MURT FOR AN ALL BOLDING BE CO ON EARLY DOMENTANDARY BE CO INTERCLOS DOMENTANDARY BE CO INTERCTOR DISTRICTION OF SALTS FLED BOLD TO SHOW ALL data dependencies. Circle the required register, It is an infinite book as after the loop the proceeding instruction on live it set \$1.81,80" is waver possible be loss tean O without being a signed value. Turtone, become \$0 = 0 and it is not passide Ar \$1 to

and draw the arrow toward the place where that register's contents are required.

ECE 485/585 Final Exam Fall 2020 - 3

Scanned with CamScanner

Question 2. (30 Points)

For a direct-mapped cache design with a 32-bit address, the following bits of the address are used to access the cache:

| 3.0 |
|-------|
| 11-4 |
| 31-12 |
| |

Starting from power on, the following byte-addressed cache references are recorded in

sequence of from left to right:

a) What is the cache block size (in words?) How many entries does the cache have? (Show your work for full credit)

any blocks are replaced? What is the hit ratio? Show your work

| ; | | · Acolean | 12021 | · repent | - 200 | | | |
|--|------------|--------------------|----------------------|---------------------------|-----------------|-----------------|-----------|--------------------------------|
| w your work | HIT MI | STA | F | 1 Line | WATES | XX | 13 | 5 |
| ב ווור ופנוסו אוס | というと | 011111 | 100000 | 000000 | 00000 | 000100 | טטטטטט ס | otal = |
| MIN SI TRUM | 170 JUNE 1 | 0 | 4 | 7 | Ō | ٥ | Ö | T STIN |
| ear | っ | - | _ | - | - | - | - | # |
| b) How many blocks are replaced; writer life filt fatio; 500w your work. | | 00010111111 6 0001 | 3100 \$ 110000011100 | מהטטטטטטטטטט ו ליי איים ז | 124 -> 10000000 | 130 00 10000010 | 1 0001100 | Wit rates = #Wits/ total = 2/U |
| NO P | | r | 1 | ſ | Ŷ | 1 | 1 | > |
| â | | 1000 | 3100 | 7 402 | 124 | 130 | 140 7 | |

4 mp becoments

ECE 485/585 Final Exam Fall 2020 - 5

c) List the final state of the cache in the table below, with each valid entry represented as a
record of cindex,tag,data>

| (decimal) | rag (decimal) | Data (MEM[addr]) |
|-----------|------------------|---------------------|
| عفا | ٥ | NEM[1000] |
| | 2 | MEM [3100] |
| | 2 | men[way] |
| | ٥ | MEM [1410] |
| | | 10,013 |
| | | |
| | | |
| | | |
| 4 | | |
| 4 | | |
| | | |
| S . | | |

ECE 485/585 Final Exam Fall 2020 - 6

Scanned with CamScanner

Question 3. (30 Points)

Below questions refer to a clock cycle in which the processor fetches the following instruction word:

Assume that data memory is all zeros and that the processor's registers have the following values at the beginning of the cycle in which the above instruction word is fetched:

| 20 | 21 | \$2 | \$8 | \$6 | 2 | \$15 | \$16 | \$17 | \$18 SPC | SPC |
|-----|------|--------|--------|-----|---|-------|------|------|----------|-------|
| 25× | 0411 | 041070 | 043130 | 2,0 | 5 | 00000 | 21.0 | 0000 | 000 | 00000 |

Answer the following by referring to Figure 1 and information provided in Page 10, 11 and 12:

 a) What is the output of the Sign-extend unit (32bits) and the Input 1 of MUX 2 (output of Jump Shift Left 2 unit (Jump address|31-0), found in top left)) for this instruction word?

b) What are the values of the ALU control unit's inputs for this instruction?

c) What is the new PC address after this instruction is executed? Explain the path through which this value is determined.

HO02 - MA

- 200 cut to A 43 4

- Result sunt to MUK I input O

- MUTAL INPUT O TANK TO MUTA INPUT O TOUR TO THE

ECE 485/585 Final Exam Fall 2020 - 8

d) For each MUX (MUX 1 to MUX 5), show the values of its data output during the
execution of this instruction and these register values.

ALUK 1 -> imput 0 = 2004 ALUK 2 -> imput 0 = 2004 ALUK 3 -> imput 0 = imad[Lo-16] = 10000 ALUK 4 -> imput 1 = 8000 extend institition]: 10000 0000 0000 0000 0000

MUTS S INPUT 0 : Thend dut @ OX 5020

e) For the ALU and the two add units, what are their data input values?

Add (PC+41)

- 7000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

- 1000

-

f) What are the values of all inputs (both data and control signals) for the "Registers" unit?

Read Reg 1= 10001
Read Reg 2= 10000
With Reg = 10000
White deba = 10000

ECE 485/585 Final Exam Fall 2020 - 9




Figure 1. Single Cycle Implementation of MIPS Processor

| obcode | ALUOp | ALUOp Operation | funct | ALU function | ALU control |
|--------|-------|------------------|--------|------------------|-------------|
| W | 00 | load word | xxxxxx | add | 0010 |
| sw | 00 | store word | XXXXXX | add | 0010 |
| ped | 10 | branch equal | XXXXXX | subtract | 0110 |
| R-type | 10 | add | 100000 | add | 0100 |
| *: | | subtract | 100010 | subtract | 0110 |
| | | AND | 100100 | AND | 0000 |
| | | OR | 100101 | OR | 1000 |
| | | set-on-less-than | 101010 | set-on-less-than | 0111 |

Table 1. ALU and ALUop Control Signals

ECE 485/585 Final Exam Fall 2020 - 10

Scanned with CamScanner

Scanned with CamScanner

| Name | | | Ė | Fields | | | Comments |
|------------|--------|---------------|--------|----------------|-----------|--------|--|
| Field size | 6 bits | 6 bits 5 bits | 5 bits | 5 bits | 5 bits | 6 bits | 5 bits 5 bits 5 bits 6 bits All MIPS instructions are 32 bits long |
| R-format | g | 2 | E | Đ | shant | funct | funct. Anthmetic instruction format |
| -format | do | £ | z | add | ress/imme | diate | address/immediate Transfer, branch, mm format |
| Jormat | 80 | | 2 | target address | ** | | Jump instruction format |

Table 2. MIPS Instruction format

| Name | Register number | Usago | Preserved on call? |
|------------|-----------------|--|--------------------|
| Szero | 0 | The constant value 0 | n.a. |
| \$ v0-5 v1 | 2-3 | Values for results and expression evaluation | 90 |
| \$a0-\$a3 | 4-7 | Arguments | 9 |
| \$10-517 | 8-15 | Temporaries | 00 |
| 150-157 | 16-23 | Saved | yes |
| \$18-\$19 | 24-25 | More temporaries | 02 |
| Sgp | 28 | Global pointer | yes |
| Ssp | 29 | Stack pointer | yes |
| Sfp | 30 | Frame pointer | yes |
| Sra | 31 | Return address | yes |

Table 3. MIPS Register Conventions

not or (nor)

žą

pue

subtract

add

multu maltu

3(011)

atio divu subu

afe sign

set I. t. unsigned

set Lt.

Table 4. MIPS Instruction Encoding

7(111)

6(110)

5(101)

7(111)

(011)9

op(31:26)=000000 (R-format), funct(5:0)

(000)0

2-0

Srav

srlv

€

STS

shift right logical

shift left logical jump register

0(000)

break

syscall

7(111)

6(110)

5(101)

4(100)

3(011)

2(010)

1(00)1

(000)0

13-21

op(31:26)=01000 (TLB), rs(25:21)

ctc0

mtc0

cfc0

mfc0

25.24 0(00) 1(01)

3(11)

| | | Т | | - n | | | | | | |
|-----------|--------|-------|-----------------------|-----------------------------------|--------|--------|-----------------------|------------|---------------------|-------------|
| | 7(111) | | bgtz | load upper immediate | | | | | | |
| | (011) | | blez | xori | | | lwr | SWF | | |
| | 5(101) | | branch ne | ori | | | load half unsigned | | | |
| | 4(100) | | branch eq | andi | | | load byte unsigned | | | |
| op(31:26) | 3(011) | | Jump & link branch eq | set less than imm. unsigned | | | load word | store word | | |
| , | 2(010) | | dmnį | set less than imm. | | | lwl | swi | | |
| | 1(001) | | bltz/gez | addiu | FIPt | | load half | store half | lwcl | swel |
| | (000)0 | | R-format | add immediate | 11.8 | | load byte | store byte | load linked word | store cond. |
| | 28-26 | 31-29 | (000)0 | 1(001) | 2(010) | 3(011) | 4(100) | 5(101) | 6(110) | 7(111) |

Table 4. MIPS Instruction Encoding

ECE 485/585 Final Exam Fall 2020 - 11

ECE 485/585 Final Exam Fa\\\ 2020 - 12

Question 4. (20 Points)

Answer the following questions on cache and virtual memory:

- a) Explain a scenario that the instruction cache (I-Cache) would have higher miss rate than
 the data cache (D-Cache).
 - In the data could have bright block swee Yan the wastructions could then the Income would be when a mappy was read
- b) Instead of fetching only the desired data from the memory requested by the processor, the cache system always fetches one or a few blocks of data from the memory into the cache. Explain why the cache system prefers this configuration.

 If we that the the content is never the change of getting with the cache. It could also spenderally grap extra cache is that it was account to cache. It could also spenderally grap extra cache it is weather that it washed by often instructions.
- For unter! memory ceche data is mapped directly without a tray as it can be placed at any location within the courter. c) Why no tag is required in Virtual Memory configuration?
- d) Explain why the space on the disk (swap space) is reserved for the full virtual memory space of a process

the sump opput is reserved to Ambron as additional Storage opput for the virtual memory, additionally it provides organization of lastes into an fire thus network the model operations

ECE 485/585 Final Exam Fall 2020 - 14