

ECE 485/585 – Computer Organization and Design

Midterm Exam

Friday, October 14th 2022, 2:15PM – 4:45PM

Last Name					
First Name					
CWID					
Section (circle one)	01 (Mies Campus) / 02 (Online) / 03 (India Online)				
Total Score	Q1. /20	Q2. /20	Q3. /15	Q4. /40	Total /95

Exam Guide:

1. **Open books, open notes, and one regular/scientific calculator allowed.**
2. **Only your notes, calculator, pen, or pencil (with eraser) are allowed on your desk.**
3. **All smartphones/tablets/laptops must be turned off, place inside your bag and close it.**
4. You must place your bag at the front of the exam room. You may only pick up your bag when you complete your exam.
5. Please write your name on every page.
6. Do not tear off the exam paper in any circumstances. Any torn-off exam paper will not be graded. The re-stapled exam will not be graded also.
7. **Do not write your answer on the back pages. Back pages can be used as your scratch papers.**
8. Any attempts to look at or copy other people's exam papers will result in failure of this course and asked to leave the exam room immediately.
9. All answers must be readable. Any unreadable or unclear answers may not be graded correctly.

Name: _____

Question 1. (20 Points)

Answer the following questions on MIPS Instruction Set.

a) Show the minimal sequence of MIPS instruction for the following pseudocode segment:

$$A[15] = A[3] + B[2];$$

lw/sw

Assume that array A has a base address of C850 which is required to be loaded to register \$t0 in your code and array B's base address value is stored in register \$t5. For both arrays, Assume each index size is 2 bytes. Provide comments for each line of your MIPS instruction.

offset

$\$t0 \leftarrow 0 \times C850$

~~$\$t0, 0 \times C850$~~

2×2
addi \$t0, \$zero, 0xC850

lw \$t1, 6(\$t0) // A[3]

lw \$t2, 4(\$t5) // B[2]

add \$t1, \$t1, \$t2

sw \$t1, 30(\$t0)

// A[15] ← Result

Name: _____

b) Assume that Loop starts at memory location 0xDD00. Encode below **beq and jump** MIPS instruction into hexadecimal format. Use the reference shown on Pages 6 and 7, or MIPS Reference Data Green Card. You MUST show your work for full points.


0xDD00 Loop : add \$s3, \$t0, \$t1
 0xDD04 lw \$s1, 4(\$s3)
 0xDD08 beq \$s0, \$s1, Exit
 0xDD0C j Loop
 0xDD10 Exit: ...

$$\text{target addr} = \text{PC}_{\text{current}} + 4 + (\text{offset} \times 4)$$

$$0xDD10 = 0xDD08 + 4 + (\text{offset} \times 4)$$

0xDD0C

$$4 = \text{offset} \times 4$$



$$\text{target addr} = \text{PC}_{31:28} : (\text{offset} \times 4)$$

$$0xDD00 = \text{offset} \ll 2$$

$$\therefore \text{offset} = 0xDD00 \gg 2$$

1101 1101 0000 0000
 0011 0111 0100 0000
 3 7 4 0

Name: _____

op	offset (in hex).
----	------------------

00091000

0x3740

0x08003740

Name: _____

$$c) CPI_{avg-S1} = \frac{4750}{550} \doteq \underline{8.64}$$

$$CPI_{avg-S2} = \frac{4900}{650} \doteq \underline{7.54}$$

$$d) CPU_{time_{S1}} = \frac{IC_{S1} \times CPI_{S1} \times T_{C_{S1}}}{5\mu s}$$
$$= \sum IC_{S1} \times CPI_{S1} \times \frac{1}{f_{C_{S1}}}$$

$$\therefore f_{S1} = \frac{4750}{5 \times 10^{-6}}$$
$$= 950 \times 10^6 = \boxed{950 \text{ MHz}}$$


$$\therefore f_{S2} = \frac{4900}{5 \times 10^{-6}} = 980 \times 10^6$$
$$= \boxed{980 \text{ MHz}}$$

Name: _____

Question 3. (15 Points)

Answer the following questions in a short sentence:

- a) When subtracting two signed numbers, explain how to detect an overflow of the result.




- b) Explain why ALU prefers to use **beq** and **bne** instructions over **blt** or **bge**.

H/W limitation

- c) Explain how **jump** instruction is implemented in MIPS hardware.

take $IR[25:0] \rightarrow \text{shift } \ll 2 + \text{RA } 0s.$
append $PC[31:28]$
 $\rightarrow \text{JUMP addr READS} \rightarrow \text{MUX} \begin{cases} R+4 \\ \text{JUMP} \end{cases}$

Below is the **single-cycle architecture** for MIPS instruction sets.



a) Describe each input and output of MUX1, MUX2, and MUX3 in RTL format.

i. MUX1

ln1 : PC ← 4
ln2 : PC ← 4 + (lam) → Sign-Ext (inval) ← 2
IR[15:03] ← 2

Out : PC

ii. MUX2

ln1: $R[r_s] + R[r_x]$ or $R[r_s] + \text{syn_ext}(T_{\text{ref}})$

ln2: $\text{MEM}[A_{\text{ref}}]$ or $\text{MEM}[R[r_s] + \text{syn_ext}(r_{\text{min}}(0))]$

Out: $\frac{\text{MEM}[\text{R}[r_1]]}{0.7}$ or $\frac{\text{MEM}[\text{R}[r_2]]}{1.2}$

iii. MUX3

ln1: $\mathbb{R}[x]$ for sign- $\frac{dw}{dx}$ ext (lnom/6)
ln2: \leftarrow Out :

Out : Acute

Name: _____

- b) Explain how the Control Unit determines the value for each control signal of this architecture (*provide your answer in one sentence*)


IR[31:26]
opcode

- c) Provide each of the control signal values (1 bit) to execute *sw*, *lw*, *add*, *beq* instructions. Use X to indicate any "don't care" signals. (Discard ALU operation signal value)

Instruction	RegWrite	Zero	MemWrite	MemRead	Branch
<i>sw</i>	0	X	1	0	0
<i>lw</i>	1	X	0	1	0
<u><i>add</i></u>	1	X	0	0	0
<i>beq</i>	0	0 or 1	0	0	1

Name: _____

- d) A new instruction called *lwai* (load word and increment) is introduced to this system. This new instruction will perform the same as *lw* (load word) instruction and additionally perform increment (+4) of the base address value automatically. Draw a new MIPS hardware design by modifying the given hardware (from Page 11) to support this instruction (in addition to other regular MIPS instructions). Add any necessary hardware parts, control signals, and datapath. Provide your answer below.



Name: _____

Based on your answer from Question 4d), provide each of the control signal values (1 bit) to execute *lwai* instructions. Use X to indicate any “don’t care” signals.
(Discard ALU operation signal value)

	RegWrite	Zero	MemWrite	MemRead	BR	RegWrite <u>lwai</u>
<u>lwai</u>	1	X	0	1	0	1 ↑