

# **AON7400A**

# 30V N-Channel MOSFET

## **General Description**

• The AON7400A combines advanced trench MOSFET technology with a low resistance package to provide extremely low  $R_{DS(ON)}$ . This device is suitable for use as a high side switch in SMPS and general purpose applications.

• RoHS and Halogen-Free Compliant

## **Product Summary**


 $\rm V_{\rm DS}$ 30V I<sub>D</sub> (at V<sub>GS</sub>=10V) 40A  $R_{DS(ON)}$  (at  $V_{GS}$ =10V)  $< 7.5 m\Omega$ < 10.5m $\Omega$  $R_{DS(ON)}$  (at  $V_{GS} = 4.5V$ )


100% UIS Tested 100%  $R_g$  Tested











## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V <sub>DS</sub>	30	V	
Gate-Source Voltage		$V_{GS}$	±20	V	
Continuous Drain T <sub>C</sub> =25°C			40		
Current <sup>G</sup>	T <sub>C</sub> =100°C	'D	28	А	
Pulsed Drain Current <sup>C</sup>		I <sub>DM</sub>	100		
Continuous Drain	T <sub>A</sub> =25°C		15	^	
Current	T <sub>A</sub> =70°C	IDSM	12	— A	
Avalanche Current <sup>C</sup>		I <sub>AS</sub> , I <sub>AR</sub>	27	A	
Avalanche energy L=0.1mH <sup>C</sup>		E <sub>AS</sub> , E <sub>AR</sub>	36	mJ	
	T <sub>C</sub> =25°C	р	25	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100°C	$-P_{D}$	10	VV	
	T <sub>A</sub> =25°C	D	3.1	10/	
Power Dissipation A	T <sub>A</sub> =70°C	P <sub>DSM</sub>	2	W	
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C	

Thermal Characteristics								
Parameter	Symbol	Тур	Max	Units				
Maximum Junction-to-Ambient <sup>A</sup>	t ≤ 10s		30	40	°C/W			
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	60	75	°C/W			
Maximum Junction-to-Case Steady-State		$R_{\theta JC}$	4.2	5	°C/W			



#### Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units				
STATIC PARAMETERS										
$BV_{DSS}$	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30			V				
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V			1	μА				
.099	2010 Gate Foliage Brain Garrent	T <sub>J</sub> =55°C			5	μΛ				
$I_{GSS}$	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ = ±20V			100	nA				
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_D=250\mu A$	1.5	1.97	2.5	V				
I <sub>D(ON)</sub>	On state drain current	$V_{GS}$ =10V, $V_{DS}$ =5V	100			Α				
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =20A		6.2	7.5	mΩ				
		T <sub>J</sub> =125°C		9.4	11.3	11152				
		$V_{GS}$ =4.5V, $I_D$ =20A		8.4	10.5	mΩ				
g <sub>FS</sub>	Forward Transconductance	$V_{DS}$ =5V, $I_{D}$ =20A		55		S				
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A,V <sub>GS</sub> =0V		0.7	1	V				
I <sub>S</sub>	Maximum Body-Diode Continuous Curr			30	Α					
DYNAMIC	PARAMETERS									
C <sub>iss</sub>	Input Capacitance		920	1150	1380	pF				
C <sub>oss</sub>	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =15V, f=1MHz	125	180	235	pF				
C <sub>rss</sub>	Reverse Transfer Capacitance	1	60	105	150	pF				
$R_g$	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz	0.55	1.1	1.65	Ω				
SWITCHI	NG PARAMETERS									
Q <sub>g</sub> (10V)	Total Gate Charge		16	20	24	nC				
Q <sub>g</sub> (4.5V)	Total Gate Charge	\ -10\\ \ \ -15\\   -20\	7.6	9.5	11.4	nC				
$Q_{gs}$	Gate Source Charge	$V_{GS}$ =10V, $V_{DS}$ =15V, $I_{D}$ =20A	2	2.7	3.2	nC				
$Q_{gd}$	Gate Drain Charge	1	3	5	7	nC				
t <sub>D(on)</sub>	Turn-On DelayTime			6.5		ns				
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =15V, $R_{L}$ =0.75 $\Omega$ ,		2		ns				
t <sub>D(off)</sub>	Turn-Off DelayTime	$R_{GEN}$ =3 $\Omega$		17		ns				
t <sub>f</sub>	Turn-Off Fall Time	7		3.5		ns				
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, dI/dt=500A/μs	7	8.7	10.5	ns				
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, dI/dt=500A/μs	11	13.5	16	nC				

A. The value of  $R_{\theta JA}$  is measured with the device mounted on  $1in^2$  FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25° C. The Power dissipation  $P_{DSM}$  is based on  $R_{\theta JA}$  t  $\leq$  10s value and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

- D. The  $R_{\theta JA}$  is the sum of the thermal impedence from junction to case  $R_{\theta JC}$  and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev 4.0: August 2014 www.aosmd.com Page 2 of 6

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}$ =150° C. Ratings are based on low frequency and duty cycles to keep initial  $T_J$ =25° C.


F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is limited by bond-wires.


H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



 $V_{DS}$  (Volts) Fig 1: On-Region Characteristics (Note E)



 $V_{GS}(Volts)$  Figure 2: Transfer Characteristics (Note E)



I<sub>D</sub> (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)






Figure 4: On-Resistance vs. Junction Temperature (Note E)




V<sub>GS</sub> (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V<sub>SD</sub> (Volts) Figure 6: Body-Diode Characteristics (Note E)




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)





## Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

