# 浙江水学

## 本科实验报告

课程名称:		数字逻辑设计
姓	名:	
学	院:	竺可桢学院
专	业:	混合班
指导教师:		董亚波
报告日期:		2025年3月28日

#### 浙江大学实验报告


课程名称:	数字逻辑设计	实验	类型:_		综合	ì				
实验项目名称: 7段数码管显示译码器设计与应用										
学生姓名: 学号:同组学生姓名: <u>无</u>										
实验地点: _	紫金港东四 509 室	实验日期: <u>_2(</u>	)25 年	3	_月_	26	日			

#### 一、实验目的

- ▶ 掌握七数码管显示原理
- ▶ 掌握七段码显示译码设计
- ▶ 进一步熟悉 Xilinx Vivado、Digital 环境及 SWORD 实验平台

## 二、操作方法与实验步骤

- 1. 原理图设计实现显示译码 MyMC14495 模块 实验原理为:
- ▶ 由 7+1 个 LED 构成的数字显示器件。
- ▶ 每个 LED 显示数字的一段, 另一个为小数点。
- ▶ 逻辑表达式满足以下条件 (可通过 K-Map 得出):
  - $a = \overline{D}_3 \overline{D}_2 \overline{D}_1 D_0 + \overline{D}_3 D_2 \overline{D}_1 \overline{D}_0 + D_3 \overline{D}_2 D_1 D_0 + D_3 D_2 \overline{D}_1 D_0$
  - $b = \overline{D}_3 D_2 \overline{D}_1 D_0 + D_2 D_1 \overline{D}_0 + D_3 D_2 \overline{D}_0 + D_3 D_1 D_0$
  - $c = \overline{D}_3 \overline{D}_2 D_1 \overline{D}_0 + D_3 D_2 \overline{D}_0 + D_3 D_2 D_1$
  - $d = \overline{D}_3 \overline{D}_2 \overline{D}_1 D_0 + \overline{D}_3 D_2 \overline{D}_1 \overline{D}_0 + D_2 D_1 D_0 + D_3 \overline{D}_2 D_1 \overline{D}_0$
  - $e = \overline{D}_3 D_0 + \overline{D}_3 D_2 \overline{D}_1 + \overline{D}_2 \overline{D}_1 D_0$
  - $f = \overline{D}_3 \overline{D}_2 D_0 + \overline{D}_3 \overline{D}_2 D_1 + \overline{D}_3 D_1 D_0 + D_3 D_2 \overline{D}_1 D_0$
  - $g = \overline{D}_3 \overline{D}_2 \overline{D}_1 + \overline{D}_3 D_2 D_1 D_0 + D_3 D_2 \overline{D}_1 \overline{D}_0$
- ▶ 结构如图所示:



#### 实验步骤如下:

- ➤ 在 Digital 中新建电路, 名称用 MyMC14495。
- ▶ 原理图方式进行设计。
- ▶ 测试验证完成后导出 MyMC14495.v (可通过波形图等方式进行验证)。
- 2. 用 MyMC14495 模块实现数码管显示


实验要求:使用 MyMC14495 和开关,控制左上角 4 位数码管显示开关输入的数字,即把 Digital 上实现的测试功能在 Vivado 和实验板上实现。实验步骤如下:

- ➤ 在 Vivado 中新建工程 DispNumber\_sch。
- ➤ 新建文件 DispNumber sch. v。
- ➤ 添加 MyMC14495. v 到工程。
- ➤ 在 Vivado 上进行后续的仿真以及在实验板上验证。


### 三、实验结果与分析


1. 原理图设计实现显示译码 MyMC14495 模块


按照真值表搭建的电路如图所示:




对该电路图进行正确性检验,结果如下(已加入预期结果):










可以观察到这 48 组输出值均符合预期,即说明该电路无误。 同时,也可以通过创建新的电路 MyMC14495\_Test 进行验证,电路图如下:



对其正确性进行进一步验证:







观察到这 19 张测试结构均符合预期,进一步证明该电路无误。 此时将 MyMC14495 电路图导出为 Verilog 代码:

```
* Generated by Digital. Don't modify this file!
 * Any changes will be lost if this file is regenerated.
module MyMC14495 (
 input D3,
 input D2,
 input D1,
 input D0,
 input point,
 input LE,
 output p,
 output g,
 output f,
 output e,
 output d,
 output c,
 output b,
 output a
);
 wire s0;
 wire s1;
 wire s2;
 wire s3;
 assign s0 = \sim D3;
 assign s1 = \sim D2;
 assign s2 = \sim D1;
 assign s3 = \sim D0;
 assign p = \sim point;
 assign g = (((s2 & s1 & s0) | (D0 & D1 & D2 & s0) | (s3 & s2 & D2 &
D3)) | LE);
 assign f = (((D0 & s1 & s0) | (D1 & s1 & s0) | (D0 & D1 & s0) | (D0 &
s2 & D2 & D3)) | LE);
 assign e = (((D0 & s0) | (s2 & D2 & s0) | (D0 & s2 & s1)) | LE);
 D2) | (s3 & D1 & s1 & D3)) | LE);
 assign c = (((s3 \& D1 \& s1 \& s0) | (s3 \& D2 \& D3) | (D1 \& D2 \& D3)) |
LE);
 assign b = (((D0 \& s2 \& D2 \& s0) | (s3 \& D1 \& D2) | (s3 \& D2 \& D3) |
(D0 & D1 & D3)) | LE);
 assign a = (((D0 & s2 & s1 & s0) | (s3 & s2 & D2 & s0) | (D0 & D1 & s1
& D3) | (D0 & s2 & D2 & D3)) | LE);
endmodule
```

#### 2. 用 MyMC14495 模块实现数码管显示

根据任务要求,编写 DispNumber\_sch.v,MyMC14495\_testbench,约束文件: DispNumber sch.v:

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 2025/03/26 12:47:46
// Design Name:
// Module Name: DispNumber_sch
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module DispNumber_sch(
   input [15:0]SW,
   output [7:0] SEGMENT,
   output [3:0]AN
   );
   assign AN[3:0] = SW[7:4];
   MyMC14495 s0(.D3(SW[3]), .D2(SW[2]), .D1(SW[1]), .D0(SW[0]),
            .point(SW[15]), .LE(SW[14]),
            .a(SEGMENT[0]),
            .b(SEGMENT[1]),
            .c(SEGMENT[2]),
            .d(SEGMENT[3]),
            .e(SEGMENT[4]),
            .f(SEGMENT[5]),
            .g(SEGMENT[6]),
            .p(SEGMENT[7]));
```

endmodule

#### MyMC14495 testbench.v:

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 2025/03/26 12:49:21
// Design Name:
// Module Name: MyMC14495_testbench
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module MyMC14495_testbench();
 reg D3;
 reg D2;
 reg D1;
 reg D0;
 reg point;
 reg LE;
 wire p;
 wire g;
 wire f;
 wire e;
 wire d;
 wire c;
 wire b;
 wire a;
 MyMC14495 MyMC14495_UUT(
 .D3(D3),
 .D2(D2),
```


```
.D1(D1),
  .D0(D0),
  .point(point),
  .LE(LE),
  .p(p),
  .g(g),
  .f(f),
  .e(e),
  .d(d),
  .c(c),
  .b(b),
  .a(a)
  );
integer i;
initial begin
 D3 = 0;
 D2 = 0;
 D1 = 0;
 D0 = 0;
 LE = 0;
 point = 0;
 for (i=0; i<=15;i=i+1) begin
  #50;
  {D3, D2, D1, D0}=i;
  point = i;
 end
 #50;
 LE = 1;
end
endmodule
```

约束文件:

```
1 set property PACKAGE PIN AA10 [get ports {SW[0]}]
   set property IOSTANDARD LVCMOS15 [get ports {SW[0]}]
    set property PACKAGE PIN AB10 [get ports {SW[1]}]
   set property IOSTANDARD LVCMOS15 [get ports {SW[1]}]
   set property PACKAGE PIN AA13 [get ports {SW[2]}]
   set property IOSTANDARD LVCMOS15 [get ports {SW[2]}]
 6 i
   set property PACKAGE PIN AA12 [get ports {SW[3]}]
    set property IOSTANDARD LVCMOS15 [get ports {SW[3]}]
   set property PACKAGE PIN Y13 [get ports {SW[4]}]
9 :
    set property IOSTANDARD LVCMOS15 [get ports {SW[4]}]
11 !
   set property PACKAGE PIN Y12 [get ports {SW[5]}]
   set property IOSTANDARD LVCMOS15 [get ports {SW[5]}]
12
    set property PACKAGE PIN AD11 [get ports {SW[6]}]
13 |
   set property IOSTANDARD LVCMOS15 [get ports {SW[6]}]
14 !
15
   set property PACKAGE PIN AD10 [get ports {SW[7]}]
16 set property IOSTANDARD LVCMOS15 [get ports {SW[7]}]
17
   set property PACKAGE PIN AE10 [get ports {SW[8]}]
   set property IOSTANDARD LVCMOS15 [get ports {SW[8]}]
18 i
   set property PACKAGE PIN AE12 [get ports {SW[9]}]
19 |
   set property IOSTANDARD LVCMOS15 [get ports {SW[9]}]
20 !
21 | set property PACKAGE PIN AF12 [get ports {SW[10]}]
22 | set property IOSTANDARD LVCMOS15 [get ports {SW[10]}]
   set property PACKAGE PIN AE8 [get ports {SW[11]}]
23 :
   set property IOSTANDARD LVCMOS15 [get ports {SW[11]}]
24 i
25 1
   set property PACKAGE_PIN AF8 [get ports {SW[12]}]
26 | set property IOSTANDARD LVCMOS15 [get ports {SW[12]}]
   set property PACKAGE_PIN AE13 [get ports {SW[13]}]
27 i
28 1
   set property IOSTANDARD LVCMOS15 [get ports {SW[13]}]
   set property PACKAGE_PIN AF13 [get ports {SW[14]}]
29 :
30 set property IOSTANDARD LVCMOS15 [get ports {SW[14]}]
31 set property PACKAGE_PIN AF10 [get_ports {SW[15]}]
    set property IOSTANDARD LVCMOS15 [get ports {SW[15]}]
```


```
set property PACKAGE PIN AB22 [get ports {SEGMENT[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {SEGMENT[0]}]
35
    set property PACKAGE_PIN AD24 [get ports {SEGMENT[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {SEGMENT[1]}]
36
    set property PACKAGE PIN AD23 [get ports {SEGMENT[2]}]
37
    set property IOSTANDARD LVCMOS33 [get ports {SEGMENT[2]}]
39
    set property PACKAGE PIN Y21 [get ports {SEGMENT[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {SEGMENT[3]}]
40
41
    set property PACKAGE PIN W20 [get ports {SEGMENT[4]}]
42
    set property IOSTANDARD LVCMOS33 [get ports {SEGMENT[4]}]
43
    set property PACKAGE PIN AC24 [get ports {SEGMENT[5]}]
    set property IOSTANDARD LVCMOS33 [get ports {SEGMENT[5]}]
45
    set property PACKAGE PIN AC23 [get ports {SEGMENT[6]}]
    set property IOSTANDARD LVCMOS33 [get ports {SEGMENT[6]}]
46
47
    set property PACKAGE_PIN AA22 [get ports {SEGMENT[7]}]
48
    set property IOSTANDARD LVCMOS33 [get ports {SEGMENT[7]}]
    set property PACKAGE PIN AD21 [get ports {AN[0]}]
49
50
    set property IOSTANDARD LVCMOS33 [get ports {AN[0]}]
51
    set property PACKAGE PIN AC21 [get ports {AN[1]}]
52 !
    set property IOSTANDARD LVCMOS33 [get ports {AN[1]}]
53
    set property PACKAGE PIN AB21 [get ports {AN[2]}]
54 set property IOSTANDARD LVCMOS33 [get ports {AN[2]}]
    set property PACKAGE PIN AC22 [get ports {AN[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {AN[3]}]
```


#### Vivado 平台上的仿真实验如下(已对结果进行标注):





可以看到,仿真实验的结果与前两次 Digital 上验证的结果均一致。 实验板上验证结果为:当 SW[15]闭合时,显示小数点;当 SW[14]闭合时,所有 数字均熄灭;SW[4]~SW[7]中有开关闭合时,其对应的数字熄灭;SW[0]~SW[3] 则对应控制从最低位至最高位,且结果与先前的实验均一致,实验照片如下:

























































## 四、讨论、心得

通过这一次实验,我对 Digital 软件和 Vivado 平台的熟悉程度进一步加深,也学会了七段数码管电路的绘制,同时也对 verilog 以及约束文件的语法有了更加深刻的了解。