浙江大学计算机科学与技术学院数字逻辑设计2023-2024春夏学期 期末考试试卷


	捕空斯	(用合适的答案填入空格,	毎55分	共20分)
-	吳工ट	(用) 但的台条块八工的,	母逖2万、	- 六20777

1. A flip-flop has _____ stable states.


Storing an 8-bit binary number requires _____ flip-flops.

- 2. Number conversion: (6B)₁₆=(_____)₁₀=(_____)₂.
- 3. For odd parity, the parity bit for $(10011)_2$ is (_____).
- 4. The SOM form of $F=A \oplus B \oplus 1$ is _____.
- 5. A DRAM chip with 12-bit address line and 32-b it output data line has a maximum storage capacity of bytes.
- 6. When $A_2A_1A_0$ change from 000 to 111, the data output sequence Y of Multiplexer is:


).




7. A counting circuit composed of a synchronous counter (As shown in the following figure), with an output of $Q_3 Q_2 Q_1 Q_0$, then its output repeat counting sequence is ______.



8. For the Common Cathode(阴极) Seven Segment Displayer (as shown in the following figure), to show character "5", a~g should be (_______).



9. As shown in the following figure, if the Clock frequency is 100KHz, the frequency of Q is (



10. For F(A, B, C) = AB + AC,

Its NAND formula is ().

Its NOR formula is ().

- 二、选择题(选择一个正确的,填入空格中,每题2分,共20分)
- 1. N flip-flops can constitute a counter (in binary number) whose maximum count length is

A. N B. 2N C. N^2 D. 2^N

- 2. Which of the following is false for a 2^k x N DRAM where k = 22, n = 16?
- A. There are 4M addresses
- B. The total capacity of this DRAM is 8 Mega-Bytes
- C. When using a 12-to-4096 row decoder, we need a 1024-to-1 multiplexer in the column decoder output.
- D. Each data output is 2 bytes.
- 3. For JK flip-flop, if J=K, it can be _____ flip-flop.

A. RS B. D C. T D. T'


4. Which of the following is not a weighted code: . .

A. 8421BCD B. 5421BCD C. Excess 3 code D. 2421BCD

5. For Programmable Logic Array (PLA), (_____).

- A. a programmable array of AND gates feeds a programmable array of OR gates
- B. a fixed array of AND gates feeds a programmable array of OR gates
- C. a programmable array of AND gates feeds a fixed array of OR gates

- D. a fixed array of AND gates feeds a fixed array of OR gates
- 6. Odd parity function with 3 varibles has "1" squares in its Karnaugh Map.
- A. 2 B. 3 C. 4 D. 5
- 4. Which of the following is not a weighted code: . .
- 7. For D Flip-flip, to make $Q^{n+1} = Q^n$, should $D = (\underline{})$
- A. 0 B. 1 C. *Q* D. *Q*
- 8. According to the PAL diagram given in the following figure, F2 can be:



$$A \quad E = A \quad B \quad C + ABC$$

A.
$$F_2 = A \cdot B \cdot C + ABC + AC + BC$$
 B. $F_2 = ABC + ABC$

$$C. F_2 = ABC + ABC$$

$$D.F_2 = A \oplus B \oplus C$$

9. Which of the following function expressions is equivalent to

$$F(A, B, C) = \sum m(2, 3, 6, 7)$$
?_____


A.
$$F(A, B, C) = \prod M(0, 1, 4, 5)$$
 B. $F(A, B, C) = \sum m(0, 1, 4, 5)$

B.
$$F(A, B, C) = \sum m(0, 1, 4, 5)$$

C.
$$F(A, B, C) = \prod M(2, 3, 6, 7)$$
 D. $F(A, B, C) = \sum d(2, 3, 6, 7)$

D.
$$F(A, B, C) = \sum d(2, 3, 6, 7)$$

10. A Sequential circuit is shown in the figure below, assuming that the propagation delay of an XOR gate is 3 ns, the propagation delay of a NOT-gate is 1ns, the Setup time of a D flip-flop is 1ns, the Hold time is 1ns, and the propagation delay is 2ns. Without considering the delay of the connection line, the maximum frequency of the CLK clock of the sequential circuit is:



A. 500MHz B. 250MHz C. 166.7MHz D. 125MHz

三、Simplification (10分)

1. Simplify the following function to SOP form. (5%)

$$- - -$$


$$F = AC + ABC + BC + ABC$$

2. Simplify the following function to SOP form:

$$F(A, B, C, D) = \sum m(4, 6, 7, 8, 12, 15) + \sum d(2, 3, 5, 10, 11, 14)$$
 (5 $\%$)

四、简答题(14分)


1. Write the logical expression of the following figure, and explain its function. (4分)




2. Write a behavioral Verilog module description for the circuit from Problem "二.10".(10分)

五、设计题(36分)

1. Use three synchronous binary counters and logic gates to construct a three-digit date BCD counter, that is, count from 001 to 365, and then start counting again. Please draw the corresponding connection diagram. (12%)







2. Design a three-variable "majority voter" with a 3-8 decoder and appropriate logic gates. In this "majority voter", there are three input signals (A,B,C), one output F. If two or three input signals are TRUE, then F is TRUE, otherwise, F is FALSE. Here let TURE =1, FALSE =0.

Please give (1) Truth table (2) Boolean Function (3) Logic Circuit. (12分)

3. Design a binary serial multiplier using three D flip-flops and a full adder. The multiplier has one input and one output. The input x is a binary serial sequence signal from the least significant bit, and the output z is another serial sequence (from the least significant bit) such that z = 5x. (12%)

