



Optimizing for Energy Efficiency

Jeremy Bennett

Copyright © 2021 Embecoscsm. Freely available under a Creative Commons Attribution-ShareAlike license.



Key Steps (Roy & Johnson)

- Choose the best algorithm for the problem at hand and make sure it fits well with the computational hardware. Failure to do this can lead to costs far exceeding the benefit of more localized power optimizations.
- Minimize memory size and expensive memory accesses through algorithm transformations, efficient mapping of data into memory, and optimal use of memory bandwidth, registers and cache.
- Optimize the performance of the application, making maximum use of available parallelism.
- Take advantage of hardware support for power management.
- Finally, select instructions, sequence them, and order operations in a way that minimizes switching in the CPU and datapath.

Kaushik Roy and Mark C. Johnson. 1997. "Software design for low power". In *Low power design in deep submicron electronics*, Wolfgang Nebel and Jean Mermet (Eds.). Kluwer Nato Advanced Science Institutes Series, Vol. 337. Kluwer Academic Publishers, Norwell, MA, USA, pp 433-460.

Modeling Energy

Energy Cost (E) of a program (P):

$$E_P = \sum_i (B_i \times N_i) + \sum_{i,j} (O_{i,j} \times N_{i,j}) + \sum_k E_k$$

Instruction
Base Cost,
 B_i , of each
instruction i


Circuit State
Overhead, $O_{i,j}$,
for each
instruction pair

V. Tiwari, S. Malik and A. Wolfe. "Instruction Level Power Analysis and Optimization of Software", Journal of VLSI Signal Processing Systems, 13, pp 223-238, 1996.

Modeling tools


- Wattch: A Framework for Architectural-Level Power Analysis and Optimizations
 - Proceedings of the 27th International Symposium on Computer Architectures, June 2000, Vancouver BC, pages 83-94
 - 90% accuracy, fast
- TLM POWER3: SystemC TLM power estimation
 - D. Greaves and M. Yasin, "TLM POWER3: Power estimation methodology for SystemC TLM 2.0," Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, 2012, pp. 106-111.
- Back end ASIC modeling
 - 99%+ accuracy, very slow

Measurement Hardware




Lauterbach Power Debug II

- Intel RAPL on chip
- Arm on chip counters
- UltraSoc debug interface



MAGEEC "Wand"




spEEDO Power Probe

Energy Awareness


- The Energy-Aware Computing Framework
 - <https://github.com/eacof/eacof>
- ENTRA: Whole Systems ENergy TRAnsparency
 - EC FP7 FET MINECC
- spEEDO: Debug centric solution
 - Innovate UK grant 131192

The MAGEEC Approach




- *Identifying Compiler Options to Minimise Energy Consumption for Embedded Platforms*. James Pallister, Simon Hollis, Jeremy Bennett, <https://arxiv.org/abs/1303.6485>.
- Successor to MILEPOST, followed by TSERO


MAGEEC: Building the Database




MILEPOST/MAGEEC/TSERO in Summary



Craig Blackmore's ILP Method




Using CE To Create New -O Flags



Energy Specific Optimizations

- Today optimizations are for code speed or code size.
- You can write optimizations for energy
- Align hot loops in bit lines of flash (up to 15% energy saving)
 - *A high-level model of embedded flash energy consumption.* James Pallister, Kerstin Eder, Simon J. Hollis, Jeremy Bennett, <https://arxiv.org/abs/1404.1602>
- Move hot loops from flash into RAM (up to 22% energy saving)
 - Optimizing the flash-RAM energy trade-off in deeply embedded systems. James Pallister, Kerstin Eder, Simon Hollis, <https://arxiv.org/abs/1406.0403>

Surprising Things You Learn





Thank You

jeremy.bennett@embecoscsm.com

embecoscsm.com

Jeremy Bennett