# The Sprockell

Jan Kuper

University of Twente The Netherlands


TFPIE 2014 - Soesterberg

May 25, 2014

### Introduction

- ► C\(\lambda\)aSH: translating Haskell into VHDL for FPGA/ASIC design (subset, specific hardware types),
- Not only regular architectures (HOFs), also irregular architectures (e.g. processors),
- Experiment: how suitable is Haskell to express such architectures and put that on an FPGA using CλaSH ⇒ Sprockell,
- Result turned out to be pleasant to use in education, as well for Computer Science students, as for Embedded Systems students — as for lecturers.


# Sprockell: a Simple processor in Haskell



### Simplifications:

- one instruction per clock cycle
- no pipelining
- no caches
- no IO
- no · · ·


# Memory structure



Program memory: [Assembly]

Main memory:  $\mathcal{M} :: [Int]$ Register bank:  $\mathcal{R} :: [Int]$ Program counter: pc :: IntStack Pointer: sp :: Int


## State transforming function



```
data State = State { regbank :: [Int] , dmem :: [Int] , pc :: Int , sp :: Int }
```

 $sprockell :: [Assembly] \rightarrow State \rightarrow Clock \rightarrow State$ 


## **ALU**



# $$\label{eq:data_op_code} \begin{split} \operatorname{data} \ \mathit{OpCode} &= \operatorname{NoOp} \mid \operatorname{Id} \mid \operatorname{Incr} \mid \operatorname{Add} \mid \operatorname{Mul} \\ \mid \ \operatorname{Equal} \mid \operatorname{Gt} \mid \operatorname{Not} \mid \operatorname{And} \mid \operatorname{Or} \mid \dots \end{split}$$

```
alu :: OpCode \rightarrow Int \rightarrow Int \rightarrow Int
alu opCode \times y
= case opCode of
NoOp \rightarrow 0
Id \rightarrow x
Incr \rightarrow incr \times x
Add \rightarrow x + y
Mul \rightarrow x * y
Equal \rightarrow tobit (x \equiv y)
Gt \rightarrow tobit (x > y)
Not \rightarrow 1 - x
And \rightarrow x * y
Or \rightarrow x 'max' y
```

## Load



#### data LdCode = NoLoad | LdImm | LdAddr | LdAlu

```
load :: [Int] \rightarrow LdCode \rightarrow Int \rightarrow (Int, Int, Int) \rightarrow [Int]

load regbank ldCode toreg (immvalueR, mval, z) = regbank'

where


v = case ldCode of
```

NoLoad  $\rightarrow 0$ LdImm  $\rightarrow$  immvalueR LdAddr  $\rightarrow$  mval LdAlu  $\rightarrow$  z

 $regbank' = regbank \leftrightarrow (toreg, v)$ 




## Store




#### data StCode = NoStore | StImm | StReg

```
store :: [Int] \rightarrow StCode \rightarrow Int \rightarrow (Int, Int) \rightarrow [Int]
store \ dmem \ stCode \ toaddr \ (immvalueS, x) = dmem'
\ where
dmem' = case \ stCode \ of
\ NoStore \rightarrow dmem
\ StImm \rightarrow dmem \ (toaddr, immvalueS)
\ StReg \rightarrow dmem \ (toaddr, x)
```

# Program counter






```
data JmpCode = NoJump | UA | UR | CA | CR | Back
```

```
pcUpd :: (JmpCode, Int) \rightarrow (Int, Int, Int) \rightarrow Int
pcUpd (jmpCode, x) (pc, jumpN, y)
= case jmpCode of
NoJump \rightarrow incr pc
UA \rightarrow jumpN
UR \rightarrow pc + jumpN
CA \rightarrow if x \equiv 1 then jumpN else incr pc
CR \rightarrow if x \equiv 1 then pc + jumpN else incr pc
CR \rightarrow if x \equiv 1 then pc + jumpN else incr pc
CR \rightarrow if x \equiv 1 then pc + jumpN else incr pc
CR \rightarrow if x \equiv 1 then pc + jumpN else incr pc
```


# Stack pointer



#### data $SPCode = None \mid Up \mid Down$


```
spUpd :: SPCode \rightarrow Int \rightarrow Int
spUpd spCode sp = \mathbf{case} \ spCode \ \mathbf{of}
\mathbf{Up} \rightarrow incr \ sp
\mathbf{Down} \rightarrow decr \ sp
\mathbf{None} \rightarrow sp
```

## Machine code



```
data MachCode
  = MachCode { IdCode :: LdCode
              , stCode :: StCode
              , spCode :: SPCode
              , opCode
                         :: OpCode
              , immvalueR :: Int
              .immvalueS :: Int
              , fromreg0 :: Int
              , fromreg1
                         :: Int
              , fromaddr :: Int
              , toreg :: Int
              , toaddr :: Int
              , jmpCode
                         :: JmpCode
              , jumpN
                         :: Int
```


#### Instruction set




data Value = Addr Int | Imm Int

#### data Assembly

- = Compute OpCode Int Int Int
- | Jump JmpCode Int
- Load Value Int
- Store Value Int
- | Push Int
- | Pop Int






Compute opc i<sub>0</sub> i<sub>1</sub> i<sub>2</sub>

Jump jc n

Load (Imm n) j Load (Addr i) j


Store (Imm n) j Store (Addr n) j

Push i Pop i



decode sp instr = nullcode{IdCode=LdAlu, fromreg0= $i_0$ , fromreg1= $i_1$ , toreg= $i_2$ }


4日下4個下4里下4里下



4 m ト 4 個 ト 4 差 ト 4 差 ト


## Full decoder






```
decode sp instr = case instr of
        Compute c i0 i1 i2 \rightarrow nullcode \{ IdCode = LdAlu, opCode = c, from req0 = i0, and opCode = i0, and opCo
                                                                                                                                                                                                     from reg 1 = i1, toreg = i2
        Jump jc n
                                                                          \rightarrow nullcode { jmpCode = jc,
                                                                                                                                                                                                     from rea0 = regA, from reg1 = impreg,
                                                                                                                                                                                                     jumpN = n
        Load (Imm n) j 	o nullcode \{ IdCode = LdImm, immvalueR = n, toreg = j \}
        Load (Addr i) j \rightarrow nullcode \{ ldCode = LdAddr, fromaddr = i, \}
                                                                                                                                                                                                                                                                       torea = i
        Store (Imm n) j \rightarrow nullcode \{stCode = StImm, immvalueS = n, toaddr = j\}
        Store (Addr i) j
                                                                          \rightarrow nullcode {stCode = StReg, fromreg0 = i,
                                                                                                                                                                                                                                                                       toaddr = i
        Push r
                                                                                                                                                                                                                                                                       toaddr = incr sp.
                                                                               \rightarrow nullcode { stCode = StReq. fromreq0 = r.
                                                                                                                                                                                                     spCode = Up
        Pop r
                                                                               \rightarrow nullcode { ldCode = LdAddr, fromaddr = sp.
                                                                                                                                                                                                                                                                       torea = r.
                                                                                                                                                                                                     spCode = Down
```

## Putting it together





```
sprockell\ instrs\ (State\ \{...\}) \qquad = State\ \{dmem = dmem', regbank = regbank', \\ pc = pc', sp = sp'\}
\begin{tabular}{ll} where & MachCode\ \{..\} = decode\ sp\ (instrs\ !!\ pc) \\ regbank0 & = regbank + [pc] \\ (x,y) & = (regbank0\ !!\ fromreg0, regbank0\ !!\ fromreg1) \\ mval & = dmem\ !!\ fromaddr \\ z & = alu & opCode\ x\ y \\ regbank' & = load & regbank\ ldCode\ toreg\ (immvalueR, mval, z) \\ dmem' & = store & dmem\ stCode\ toaddr\ (immvalueS, x) \\ pc' & = pcUpd\ (jmpCode, x)\ (pc, jumpN, y) \\ sp' & = spUpd\ spCode\ sp \\ \end{tabular}
```

## Simulation

simulation = selection \$ scanl (sprockell instrs) s0 clock

# Fibonacci: Assembly Code

| [ Load (Imm 5) 5,       |
|-------------------------|
| Compute Add 7 5 5,      |
| Push 5,                 |
| Load (Imm 10) 1,        |
| Push 1,                 |
| Jump UA 10,             |
| Store (Addr 1) 0,       |
| Load (Addr 0) 1,        |
| WrInstr,                |
| EndProg,                |
| Debug "Start func fib", |
| Pop 1,                  |
| Store (Addr 1) 1,       |
| Load (Addr 1) 1,        |
| Push 1,                 |
| Load (Imm 0) 1,         |
| Pop 2,                  |
| Compute Equal 2 1 1,    |
| Jump CR 41,             |
| Load (Addr 1) 1,        |
| Push 1,                 |

```
Load (Imm 1) 1,
Pop 2,
Compute Equal 2 1 1,
Jump CR 33,
Load (Addr 1) 2,
Push 2.
Load (Imm 9) 5,
Compute Add 7 5 5.
Push 5.
Load (Addr 1) 1,
Push 1.
Load (Imm 1) 1,
Pop 2,
Compute Sub 2 1 1,
Push 1.
Jump UA 10,
Pop 2.
Store (Addr 2) 1.
Push 1.
Load (Addr 1) 2,
Push 2.
```

```
Load (Imm 9) 5,
Compute Add 7 5 5.
Push 5.
Load (Addr 1) 1,
Push 1.
Load (Imm 2) 1,
Pop 2,
Compute Sub 2 1 1,
Push 1.
Jump UA 10,
Pop 2,
Store (Addr 2) 1,
Pop 2.,
Compute Add 2 1 1,
Jump UR 2,
Load (Imm 1) 1,
Jump UR 2,
Load (Imm 0) 1,
Pop 5.
Jump Back 0 ]
```

## To FPGA with C\aSH

- Lists ⇒ Vectors,
- Integer types ⇒ specific bit widths (Signed or UnSigned),
- ► Floating point ⇒ Fixed-point,
- CλaSH does the encoding of algebraic types, records, etc. into bit vectors ("true machine code"),
- Translates into synthesizable VHDL; then use existing packages to synthesize and put it on FPGA,
- Still under development.

### Some more context

- ► Textual format for (imperative) programming language ⇒ tokenizer, lexer, parse, code generation + simulation of result on Sprockell is a straight pipeline of functions.
- Extended with IO, pointer support,
- Extensions under development: pipelining, caches, networking, multi-core, etc.

## Education

No systematic evaluation of educational (dis)advantages, just impressions.

Three groups of people:

Computer Science students: third year undergraduate

Embedded Systems students: master level

Lecturers: compiler construction, concurrency

# **Undergraduate Computer Science**

- Short introduction to the architecture, some demonstration,
- Offered: code of the architecture, plus some function for simulation,
- Assignment: define your own (imperative) programming language, write a compiler (code generation), and simulate the resulting Assembly code,
- Most students have no hardware background, and didn't take the course on compiler construction yet,
- Nevertheless, in two weeks they all manage to complete the task, some even manage to compile and run subroutines,
- Typical reactions: straightforward, transparant, quickly to simulate, easy to understand, Haskell helps to understand processors.

# Master program Embedded Systems

- More emphasis on the development of the architecture; comparison with alternative architectures,
- Assignments: extend the architecture with pipelining, IO, cache memory, shared memory system, etc,
- Most students have no background in Functional Programming,
- Nevertheless, most students quickly adopt the notation and simulation,
- Typical reactions: immediate simulation is a huge advantage, you just write down what you think, close resemblance between picture and code, Haskell easier and better understandable than VHDL,
- Follow-up: student projects on non-trivial processors, e.g.,
   MicroBlaze, Xentium, WaveCore (with companies involved).

# New developments in educational program

- Integration of three courses into one module, forces lecturers to sit together,
- Relevant module: Functional Programming + Compiler Construction + Concurrent Programming,
- Last two are classical: Java based, ANTLR; Simulation in Java, no direct presence of actual hardware,
- Requests: extend Sprockell, demonstrate it on FPGA.

# Thanks

Questions?

clash.ewi.utwente.nl