

## 16-BIT LOAD GROUP (continued)

**Notes :** 'r' means any of the registers A, B, C, D, E, H, L. IFF the content of the interrupt enable flip-flop, (IFF) is copied into the PV flag.  
For an explanation of flag notation and symbols for mnemonic tables, see Symbolic Notation section following tables.

## ROTATE AND SHIFT GROUP

[illegible]

Notes : dd is any of the register pairs BC, DE, HL, SP.  
 qq is any of the register pairs AF, BC, DE, HL.  
 (PAIR)<sub>hi</sub>, (PAIR)<sub>lo</sub> refer to high order and low order eight bits of the register pair respectively.

## ROTATE AND SHIFT GROUP

Symbol	Symbolic HL	Flags				Opcode	Hex Bytes	N° of M T	N° of Cycles	Comments
		S	Z	H	OV					
ADD HL, ss	HL ← HL + ss	-	X	X	C	76 543 2 01	1	3	11	ss Reg.
ADD HL, ss + CY	HL ← HL + ss + CY	-	X	X	V	01 541 010	ED	2	4	15 01 DE
SBC HL, ss	HL ← HL + ss - CY	-	X	X	V	1 11 101 010	ED	2	4	15 10 HL
ADD IX, pp	IX ← IX + pp	-	X	X	-	01 340 010	DD	2	4	15 pp Reg.
ADD IX, rr	IX ← IX + rr	-	X	X	-	01 101 010	DD	2	4	15 01 DE
INC IX	IX ← IX + 1	-	X	X	-	00 011 001	FD	2	4	15 01 DE
INC IX	IX ← IX + 1	-	X	X	-	00 340 010	DD	1	1	6 10 IX
INC IX	IX ← IX + 1	-	X	X	-	11 101 010	DD	2	2	10 11 Sp
INC IV	IV ← IV + 1	-	X	X	-	00 100 011	23	2	10	00 BC
DEC IX	IX ← IX - 1	-	X	X	-	11 111 011	23	1	1	6 10 IX
DEC IX	IX ← IX - 1	-	X	X	-	00 041 011	DD	2	2	10 11 Sp
DEC IV	IV ← IV - 1	-	X	X	-	00 010 010	2B	2	2	10

Notes : ss is any of the register pairs BC, DE, HL, SP  
pp is any of the register pairs BC, DE, IX, SP  
rr is any of the register pairs BC, DE, IX, SP.

## GENERAL-PURPOSE ARITHMETIC AND CPU CONTROL GROUPS

Notes : IFF indicates the interrupt enable flip-flop.  
CY indicates the carry flip-flop.  
\* indicates interrupts are not sampled at the

6008-~~6009~~ BIT

## CALL AND RETURN GROUP

ote : 1. AETN loads IFF, - IFF.

### INPUT AND OUTPUT GROUP

## SUMMARY OF FLAG OPERATION

## SUMMARY OF FLAG OPERATION

But D. S.

## SUMMARY OF FLAG OPERATION

d) 8-bit Value in Range  $\sim 128; +127$  } displacement

Z80 Set Assembler & L17. (NOT COMPLETE)

this side →  
instructions  
compose  
de I/O

other side →

INSTRUCTIONS:  
GROUPS, GCP  
EXCHANGE LINK

LD 8	LD 16	PUSH	ALU 16	CONTROL
ALU 8	ROT			SHIFT

**JUMP GROUP**

**Notes:** a represents the extension in the relative price of steel  
over untreated aviation fuel in constant oil prices year t : selo

Notes : **e** represents the extension in the relative addressing mode.  
**e** is a signed two's complement number in the range  $\langle -126, 127 \rangle$ .  
**e - 2** in the opcode provides an effective address of **PC + e** as **PC** is  
 by 2 prior to the addition of **e**.

## PIN DESCRIPTIONS

**IO-A15.** Address Bus (Output, Active High, 3-state). IO-A15 form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device exchanges.

**USACK.** Bus Acknowledge (Output, Active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals MREQ, I/O $\overline{Q}$ , RD, and WR have entered their high-impedance states. The external circuitry can now control these lines.

**USREQ.** Bus Request (Input, Active Low). Bus request has a higher priority than NMI and is always recognized at the end of the current machine cycle. **USREQ** forces the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR to a high-impedance state so that other devices can control these lines. **BUSREQ** is normally wired-Red and requires an external gullup for these applications. Extended **BUSREQ** periods due to intensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs.

3-Do-Dr: Data Bus (Input/Output, Active High, 3-Do-Dr) constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.

**T. Interrupt Request (Input, Active Low).** Interrupt request is generated by I/O devices. The CPU honors a request at the end of the current instruction when the internal software-controlled interrupt enable bit (INTIEN) is enabled. INTI is normally *wired* ORed and requires an external pullup for these applica-

**IRQ, Input/Output Request (Output, Active Low.** IORQ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation. IORQ is also generated concurrently with M1 during an interrupt acknowledge cycle to indicate that an interrupt response vector can be placed on the data bus.

M1, Machine Cycle One (Output, Active Low). M1, together with MREQ, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. M1, together with IORQ, indicates an interrupt acknowledge cycle.

**MREQ** *Memory Request* (Output, Active Low, 3-state). MREQ indicates that the address bus holds a valid address for a memory read or memory write operation.

**NMI. Non-Maskable Interrupt** (Input, negative edge-triggered). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066H.

**RD.** Read (Output, Active Low, 3-state). RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

**RESET.** *Reset* (Input, Active Low). **RESET** initializes the CPU as follows: it resets the interruptenable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state.

Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete.

**RF $\overline{\text{SH}}$ .** *Re/refresh* (Output, Active Low). **RF $\overline{\text{SH}}$** , together with **MREQ**, indicates that the lower seven bits of the system's address bus can be used as a refresh address to the system's dynamic memories.

**WAIT $\overline{\text{}}$ .** *Wait* (Input, Active Low). **WAIT $\overline{\text{}}$**  indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a Wait state as long as this signal is active. Extended WAIT periods can prevent the CPU from refreshing dynamic memory properly.

**WR.** Write (Output, Active Low, 3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.