H

ě

z H P/V ×× ••

> SP T H SPIN

10 SP. N. 10 SP. N.

dd Pair 00 BC 01 DE 10 HL

7

21

8+1=8+1

2

4

50

=811811

16 20

8

== 1 1

16-BIT LOAD GROUP (continued)

Symbol

Comments

N. of Cycles e

N. of Bytes

.

76 543 210

Flags X Y Y C Y

2 8

F 080 8 850

· 2 · 2 · 5

28262

9 5 9 5 9 5

55556

2 6

			,	7	2		101 101 11		· × ·		2
			•				000		,		
(nn) ← IY <sub>L</sub>			•	7	2	_	101	:	× · · · ·	1-A	101
	LD (nn), IY		6	2	2	60 P	101 101 11	. 0	× • •	R 1 R	LO A B
				7	~	S 60	101 101 11		× × ··		140
(nn) - 1) - 1X <sub>L</sub>	(m).										
	2		2	•			00 110 010		×	(uu) - Y	LD (mi). A
			1	2	-		010 010 00	:		(DE - A	LO (DE). A
(uu) ← agr			1	7	-	05	010 000 00	÷	×	(BC) - A	LD (BC). A
LD (nn), dd  (nn + 1) dd,	LD (nn), dd						1 = 1				
			2	•	,						
(uu) + L			. :	۰,		101	010 010 00			A = (DE)	CO A. (DE)
H → (t + nu)	LD (m), HL		7	2	-	40	00 001 010	:	× 1	A - (BC)	LD A. (BC)
							11				
LD IY. (nn)   IY. + (nn + 1)	LD IY, (nn)		<u>o</u>	۰,	-	6 k	011 011 00	<u>:</u>	× × ·	(IV - 0) n	LD (IY-d). n
							11				
LD IX. (nn)   IX (nn + 1)	LD IX. (nn)		61		•	36	011 011 00	<u>:</u>	× · · ·	u → (p · x)	LD (IX+d). n
			9		2	36	011 011 00	-	×	(HC) - v	LD (HL). n
dd <sub>4</sub> ← (nn + 1) dd <sub>1</sub> ← (nn)	LD dd, (nn)						1 01 1				
			6-			50	=	•	x · x · ·	1 - (p - 1)	LD (IY-d). r
H ← (nn + 1) L ← (nn)	LD HL. (nn)		:		,	3	9 9				
		-	~ :	2 .		8	7 011 10		× >	(HL) - r	LD (HL), r
N ← nn	LD IY, nn		9	•	-	2	1 2 1		* * *	(F - (IV - 6)	LD r. (17-4)
:									-		
X ← πα	LD IX, nn	010 0110 0110	٠ <u>.</u>	~ ~		8	- 5	::	* * * *	7 T (K.9)	LD r. (HC)
			I				-		7		
	LD dd. nn	r. r. Reg.	**	- ~	- ~		01 . 00	::	* * * *		1000
-	Symbol	Comments	States	Cycles States	Bytes	¥.	76 543 210	N N	=		Symbol
Combolle				IO N	O.Z		Opcode		Flags	Symbolic	

Notes 1.1, r means any of the registers A. B. C. D. E. H. L. If F the content of the internut enable lipping. If F) is coned into the PV Reg. Bag. For an explanation of flag potation and symbols for memoric tables, see Sympolic Notition section following tables. tables, see Symbolic

P-BIT ARITHMETIC AND LOGICAL GROUP

s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction. The instruction. The replace the (200) in the ADD set above. m is any of r. (HL). (IX-d). (IY-d) as shown for INC. DEC same format and states as INC. Replace ISS with IQI in opcode. Reg. 0000 B 0010 C 0110 D 1101 H 23 P 0 4 = R ~ ~ - 0 10 ---- 0 ÷ 00 6 8 6 - 2 202 5 5 SS 5 S 1 ē , 543 - 000 - 00 = 00 BBBBBB - 252 :: : 8 0 .... z 00 2 >> >> ×× >> ×× Flags A - A - (ML) : A - A - (IY - d) Symbolic A-A-A (7 · 6 · 7) ADD A. (HL) 400 A. (IY-d) ADD A. r. ADC A. S SUB S SBC A. S AND 3 OR S XOR S CP 3 INC ? INC ? Symbol INC (IY+d) DEC m

to is any of the register pairs BC, DE, HL, SP. to is any of the register pairs AF, BC, DE, HL, PAIRIL, (PAIR), refer to high order and low order elont bits of the r
SP. HL. « order elor
otes : dd is any of the register pairs BC, DE, HL, SP., qq is any of the register pairs AF, BC, DE, HL, (PAIR),, (PAIR), refer to high order and low or
ster pairs B ster pairs A er to high o
of the region of the region (PAIR), ref
qq is any
Notes

.g. BC. - C. AF. - A.

Mnemonic	Symbolic				å	Flegs				Opcode		No.of	No.of	No.of No.of MNo.of T	-03		
	Operation	s	N		I		N N		o	76 543 210 Hex Bytes Cycles States	ž	Bytes	Cycles	States	Ö	Comments	
PLCA .		•		×	0	×				70 111 000 00	07	-	-	-	Rotate	Rotate left cycular	
			-								10			+	accum	accumulator.	
<u>.</u>		•	•	×	•	×		0		20 010 111 17	12	-	-	•	Rotate left accumulat	Rotate left accumulator.	
RRCA		•		×	•	×				00 001 111 OF	R	-	-	•	Rotate	Rotate right circular accumulator.	
ARA		*	•	×	0	×		•		20 011 111 1F	#	-	-	4	Rotate nght accumulato	Rotate nght accumulator.	
ALC.		•••	••	×	0	×	٥.	0		11001011	83	2	2	60	Rotate	Rotate left circular	
,										00000					register r.	1.	
RLC (HL)		••	••	×	0	×	0.	0		11001011	8	2	*	15		Reg	
										00 000 0110	_				8	œ	
ALC (1X - 0)		••	••	×	0	×	0.	0	٠.	C3 101 110 11	C	4	9	Ø	8	o	
	r, (HL), (IX-d), .Pd)	6								11 CO 1 011 CB	CB				010	٥	
										1					15	w	
2				,	•	>				011 000 100	. 5	,			8 9	Ι,	
1		•	•	•						20010011	2 5			3	:	, ,	
											3				-	•	
										00 000 110	_				Drugsuj	Instruction format	
F, a		••	••	×	•	×	0.	0		010					and st	and states are as snown	•
RRC m	m - r.(H.L.(X-d.)(Y-d)	ķ		×	0	×	0.	0	.,	8					10 P. P.	opcode replace 9 000	b
	m - r.(HL).(X-G.(+Y-G)	D-A								1					P.C.	PLC's with shown code	
RR.m	m - riHuluix-cuivy-ci	., ≜	••	×	•	×	0.	•		5							
E YS	m = r,(HL),(IX-0) (1Y-0)	A		×	0	×	0.	0		3							
SAAm	m - r.iHt.j.itx -0) itY-di	₹	••	×	•	×	0.	0		10							
SALm	1	67		*	0	×	0	0		=							

		1			-			_	=	Ξ	8	001 F9						-
PUSH 99	(SP - 2) ← qq.	٠	٠	×	× •			:			5		-	e	=	. 8	Pair	
-37	(SP - 1) + QQH				_	_	-	_								1	1	_
	1 20 1			-	-			_					25		100	00	BC	_
PUSH IX	(SP - 2) + IXL	٠	•	×	× ·			•		5			7	•	2		40	_
	(SP - 1) ← IX <sub>H</sub>			-		_	-	_	Ξ		101	E5				; :	, ;	_
	SP + SP - 2			-	_	_	_	_								?		_
PUSH IY	(SP - 2) ← IY.	٠		×	× .		÷	÷	_				2	*	15			
	(SP - 1) ← IYa	_			-		-	_	=	100	101	ES						_
	SP + SP - 2	_			-		-	_								1123		
POP 99	49× 1 (SP + 1)	•	÷	×	× .			:	Ξ	000	100	12	-	r	10			
	99, r (SP)	_		_	-	_	-	_	_				1		9			_
	SP + SP + 2	_			-	_	_		_									_
NOP IX	IX (SP - 1)	•		×	× .			•	:			_	2	4	14			_
	(X <sub>1</sub> ← (SP)	_					-	-	=	100	90	ā				572		_
1	SP - SP - 2				-	_	-	_										_
POP IY	IY+ ← (SP + 1)	•	•	×	× .		-	*	=				2	•	7			
	17, - (SP)				-	_	-	_	=	90	00	ē						_
	SP - SP - 2	-			-	_	-	_										

20

00 54

= 5 1 1

20

F0

5 0 t t

=811

eight bits of the register pair respectively. : dd is any of the register pairs BC, DE, HL, SP. qq is any of the register pairs AF, BC, DE, HL. (PAIR), PAIR), refer to high order and low or. e.g., BC, = C, AF<sub>H</sub> = A.

16-BIT ARITHMETIC GROUP

16 20

22 0

811

50

22

20

4

22

	Symbolic		1				1	1	1			1		0	**			
Symbol	Operation	s	7		I	V/4		z	C 7	76 5	543 210		×	Bytes	Cycles States	States	3	Comments
** In oo.	H - H - 35	1		×	×	×	Ť	0	_	\$ 00	0 188	100			3		:	Reg.
4	1			_	-	> .x		0	-	-	101	101	60	2		. 15	18	0
ADC 71. 35		_	_	_			-		0	. 10	0 181	010					3 3	9 0
	H - H - SS - CY	**	•••	×	×	>	_	÷	-	-	101	101	60	2	•	15	, 0	
200 10: 20		-					_	-	-		0 051	010				1	: :	d
20 00	N W On	-	:	×	×	×	-	0			1110	101	80	2	*	15		
ADD IN PP		-			_	-			_	0 10	Œ	100					dd	H.
2 2000	N - N - W	·	:	×	×	·		0	-	-		101	6	2	*	15	0	BC
ADD		-	_			-			-	00	-	100					5	DE
		-	:	×		×	:			00	051	110		-	-	9	0	×
2 2 2	X -   X - 1	-	:	×		×			-	11 0	110	5	8	2	2	01	Ξ	SP
2		-	_		_				3	00	001	::0	23				:	Bec
NO IN	N - W - 1	Ė	:	×	•	×			÷	:	Ξ	101	6	2	2	0	18	1
		_	_			-			-	00	001	1110	23				3 :	2 1
200	1 - 8 - 2		÷	×	•	×			-	00	188	110		-	-	9	5 5	2 3
2000	×	-	:	×		×			-	-		5	00	2	2	0	2:	- 0
2000	•	_	-			-		_	_	00		110	28				=	10
2000	N - N - 1		:	×	•	×		•	-	:	:	101	5	2	2	10		
000						-			_	00	101	110	28					

: ss is any of the register pairs BC, DE, HL, SP, pp is any of the register pairs BC, DE, IX, SP ir is any of the register pairs BC, DE, IY, SP.

1	Comments	Adjust 24 Accumulation	Complement Accumulator (one's	Negate Acc. (Two's	Complement Carry Flag	Set Carry Flag.								
N* 0/	States	•	-			•	,	,	4	7	100		80	
N. of	Cycles	-	-	2	-	-		-	-		2		~	
N. of	Bytes		-	~	-	-	-	-	-	-	2		2	
	ž.	2	*	84	4	37	8	19	2	œ	60	46	0 5	2
e p	76 543 210	111 001	111 101	5 6	111 111	111 011	000	91	110		101	110	5	
Opcode	543			90 00	Ξ	110	000	100	01	Ξ		00	5 5	,
Flags		8	8	===	8	8	8	5	=	=	=	5	= =	
	U	•	-	-		-	÷	•	·	•	•		•	
	>					_	-	•	•	•	•		•	
	P/V	۵ .		>	•		•	•	•	•	•		•	
	i	×	×	×	×××	 X	×	×	×	×	×		Υ	
	-	×	5	×	×	×	·	•	•	•	•			
	N		× .		*	*	×	×	×	*	×		× .	
1	w			::				-					-	
Symbolic	Operation	ed BCD add or with packed			<b>*</b>	CV 1		Del			mpt	D spow		
Sumbol		DAA	i-	NEG .	900	SCF	MOP	HALT	ò	ij.	0 1			

- Company	Symbolic	_	-		Ē	Flags				0	pce	Opcode		N. 0	10 . K	10 . N	Flags Opcode N. o. N. of N. o.
	Operation	**	2		I	-	P/V N		o	7.8		\$43 210	*	Bytes	Bytes M T	- 8	Comments
BT 6. r	2-19	×	••	×.	-	×	×	0		=	8	110.	8	2	2		C. F. Rec.
BIT & INLI	2+日	>		,		,	,	•		5	•						8 000
		•		<	-	-		,		= ;	8 4		83	~		12	001
b. (IX-d),	BIT b. (IX-cl), Z → (IX + cl),	×	 ×	- ×	-	×	×	0		== 1 =	- 55 0 0		88	•	v	8	0 1 0 0 0
BIT b. (IY-c)	2 - (IV - 0) <sub>b</sub>	×	 ×		× - ×		×	0		== 1 5	= 8 0 0		58	•	-	92	b Bit Tested
SET b. r	1-4	•	•	×	×	-	1.	1.		==	8 4		CB	2	2		2
SET B. (ML)	(HL) <sub>6</sub> 1	•		×	-	×	1.	1.	1.	=	8 0	10-	83	2		15	101
5ET b. (IX-d)	(IX' •d)• ← 1	•		×		×					5500	55,5	88			8	
SET b. (IY-d)	(IY • dis - 1	•		×	× .			:			= 800		6.8	-		8	
AES P. A	m = r. (44), (fx + d), (fy + d)	•		×	×			· -		13							To form new opcode replace III of SET b. s with IQ. Flags and time states for

SUMMARY OF FLAG OPERATION

	Operation
S	Sign Flag. S = 1 if the MSB of the result is 1
2	Zero Flag. Z = 1 if the result of the operation is 0.
PN	7 73
TO-Hope	- Mathetary Flag. H = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of-
Z	Add/Subtract Flag. N = 1 if the previous operation was a subtract
Z I	H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct. The result into packed BCD format following addition or authraction using operands with packed BCD format.
v	Carry/Link Flag. C . 1 if the goeration produced a carry from the 1400 c
••	The flag is affected according to the result of the population
	The flag is unchanged by the operation.
0	The flag is reset by the operation.
-	The flag is set by the operation.
×	The flag is a "dont care".
>	PIV flag affected according to the overflow result of the coerains
d	P/V flag affected according to the parity result of the possition
-	Any one of the CPU Registers A. B. C. D. E. H. L.
•	Any 8-bit location for all the addressing modes allowed for the particular institution
SS	Any 16-bit location for all the addressing modes allowed for that materials
	Any one of the two Index registers IX or IY
æ	Refresh Counter
c	8-bit Value in Range < 0.255 >
uu	16-bit Value in Range < 0.65535 >
0	8-bit Valve in Range <- 17.0. + 1335 Calif.

ALU16 CONTROL Set Assembler & L.M. (NOT CORPLETE) PUSH 2100 SHIFF RoT 897 108 other Side Hancono alcone GAPPINE, BCD ISTRUZIONI : CALC 50mp 3 FLAG 1/0 317 FLAG 12 8 O this side

(moresho le

(omposte 13trestor.

EXANGE SAUK

LL AND RETURN GROUP

Symbol	Symbolic		I	ı	라	Flags	1	1	+	ŏ	Opcode	-	10 . N	-	N. 0	
	Operation	n	8	-	I	•	N/4	O Z			76 543 210		Bytes	Cycles	States	Comments
CALL nn	(SP - 1) ← PC <sub>H</sub> (SP - 2) ← PC <sub>L</sub> PC ← m		×	×	× .		•	•		-11	1 1 00 a a	8	е	w	11	
SPE	# condition cc is laise continue, otherwise same as CALL on		× .	×	× .			·	-	= 11	8 = =	-	n n	m w	10 10	If co is false.
¥.er	PC, ← (SP) PC, ← (SP + 1)			×	×			÷		-	11 001 001	5	-		0	
RET OR SOCK SF+2	If condition cc is fase continue, otherwise same as RET		× •	×	× .			÷	-	=	000			- 6	s =	M co is false. M cc is true
RETI	Return from interrupt			×	× .		<u>:</u>	÷	= 5		101 101	8 9	2		2	ZN 0
PETN '	Return from non-maskable interrupt		× .	×	×	The state of	:-	÷	= 5	101 000	101 0	0.8	N		2	010 NC Non-carry 011 C. Carry 100 PO Parry Odd
HST0	(SP - 1) + PC, (SP - 2) + PC, PC, 1 p		:	×	× .				E 19	-	=		-		=	110 D Supplement of Supplement

Sembol	Symbolic			-	Flags	6			0	Opcode	-	F	1	N. of	N. of	*
	Operation	2 8	7	I		9	Z	U	76	P/V N C 76 543 210		×	Bytes	- 7	-	Commenter
IN A. (n)	A ← (n)	× × ·	-	-	×				= 1	1 0 1 0 1		80	2	3		
IN r. (C)	t ← (C) If r = 110 only the flags will be affected	× ×		**	×	a	0	0	= 5	10.	101	9	2	-	2	C IS As . As B
OUT (n). A	(n) A	× × ·	×		×		1	1	= 1	11 010 011	11	8	~	0	=	11 n to A <sub>5</sub> . A <sub>7</sub>
OUT (C). r	(C) + r	× × ·	×		×		÷		= 5			9	2	-	12	C to As - Ay

SUMMARY OF FLAG OPERATION

Comments	: 8-bit Add or Add with Carry.	8-8it subtract, subtract with carry, compare and negate accumulator.	0 Logical Operations	• 8-bit increment	B-bit Decrement	: 16-bit Add	16-bit Add with Carry	: 16-bit Subfract with Carry.	: Rotate Accumulator.	Rolate and Shift Locations.	· Rotate Digit Left and Right	: Decimal Adjust Accumulater.	· Complement Accumulator	1 Set Carry	. Complement Carry	· Input Register Indirect	Block Input and Output 7 = 0 d B = censes 2 = 0		Block Transfer Instructions. P/V = 1 if BC = 0.	Block Search Instructions. Z = 1 if A = (ML), otherwise Z = 0. P/V = 1 if BC = 0, otherwise P/V = 0	The content of the interrupt enable flip-libp (IFF) is	Copied into P/V flag.  The state of bit bit of location is copied into the 7 flag.
Z	0	-	00	0	-	0	10	-	6	0	0	-	-	0	0	-	-			-		
<u>&gt;</u>	>	>	۵.	>	>		>	>		a	a	a				a	× >	+	. 0		14	×
	×	×	××	×	×	×	×	×	×	×	×	×	×	×	×	×	××	,	××	×	×	×
I		••	-0			×	×	×	0	0	0		-	0	×	0	××		0 0	×	0	-
	×	×	××	×	×	×	×	×	×	×	×	×	×	×	×	×	××	,	××	×	×	- ×
N	•••	••	••••	•••	•••	•	••								•			. ,	××			 ×
o o	••	**	••••	•••	••		••		•		•••			•	٠		××	,	<×	×		×
Instruction	ADD A. S : ADC A. S	SUB s: SBC A. s ; CP s : NEG	AND s OR s, XOR s	INC s	DEC s	ADD DD. ss	ADC HL. 55	SBC HL. SS	RLA. RICA, RRA : RACAA	RLm: RLCm; PRm; RRCm; SLAm SAAm: SRLm	ALD ; ARD	DAA	CPL	SCF	CCF	IN r. (C)	INI. IND. OUTI : OUTD	00:-101	LDIR : LDOR	CPI ; CPIR ; CPD ; CPDR	רסאורסאא	art b. s

	Comments	Condition	NZ zana NC non-co C carry PO parry PE parry P son zo N son no		Il condition not met. Il condition is met.	If condition not met. If condition is	# condition not met. # condition is met.	If condition not met. If condition is met.
Io . N	P State	9	9	12	7 21	7 2	٠ 21	7 21
N. of	Cycles	e, .		-	8 6	2 6	2 5	3 5
N. of	Bytes	0		2	" "	~ ~	~ ~	2 2
	ž .	8		18	86	8	28	50
Opcode	Ta	1 1 000	11 0	00 011 000	11 000	110 000	00 101 000	100 000
	U	•	•					
	Z		•		•			
	P/V N C							
Flags		×	×	×	×	×	×	×
Œ	I			•				
		× .	×	×	× .	×	×	×
	2	•						
- 1	un							

# C = 1, continue # C = 0, PC -- PC-e

JR NC. e

# C = 0 continue

.B.C. e

PC - PC - e

•

# Z = 1 PC -- PC-e

9. Z 9.

# Z = 1, cantinue # Z = 0, PC -- PC-e

JR NZ. e

# condition at its true PC ← nn. otherwise continue

JP CC. nn

Symbolic

Symbol

JUMP GROUP

PC - M

P no

Notes: a represents the attention in the retaine abovesting mode as a support from a construction from the support from a construction of the support from a construction of the opposite provides an effective abovest of  $\infty$  + a.s.  $\Sigma$ 0 is incremented by 2 prior to the addison of a.

PIN DESCRIPTIONS

Ac-Asi Address Bus (Output, Active High, 3-stale).
Ad-Asi Johna at Behi address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device ex-

BUSACK. Bus Acknowledge (Output, Active Low).
Bus Advancedge indicates to the requesting device
that the CPU address bus, adag bus, and control signals MREQ, IORO, RO, and WR have entered their
high-impedance states. The external circuitry can
now control these lines.

go to a high-impedance <u>state</u> so that other cevices can control these lines. BUSREO is normally wire-Orded and requires an external pullip for these applications. Extended BUSREO pencos cue to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs. BUSREO. Bus Request (Input, Active Low), Bus Request has a higher priority than NMI and is always reconniged at the end of the current machine cycle. BUSREO forces the CPU address bus, data bus and control signals MREO. IORO, RD, and WR to

Do-Dr. Data Bus (Input/Output, Active High, 3-state). Do-Dr constitute an 8-bit bidirectional data bus, used for data exchanges with memory and UO. HALT. Halt State (Output, Active Low). HALT indicates that the CPU has executed a Hat instruction and is availing either a non-maskable or a mask-able interrupt (with the mask enabled) before operation and resume. While halled, the CPU executes NOPs to maintain memory refresh.

INT. Interrupt Recruest (Input, Active Low). Interrupt Request is generated by I/O devices. The CPU honors are devices at the end of the current instruction if the internal software-cogniciled interrupt enable lib-flop I

IORO. In<u>putOutput Request</u> (Output, Active Low. Astare). IORD indicates that the lower hait of the address bus holds availed 1/O address for an I/O read or write operation. IORO is also generated concurrently with during an interrupt acknowiedge cycle to indicate that an interrupt response vector can be placed on the data bus.

M. Machina Ovcie, One (Output, Active Low), M., together with MREC, incidates has the current machine sycle is the opcode fetch cycle of an instruction execution. M1, together with IORO, indicates an nterrupt acknowledge cycle.

MREQ. Memory Request (Oulput, Active Low, 3-state). MREQ indicates that the address bus holds a valid address for a memory read or memory write.

NMI. Non-Maskable Interrupt (Input, negative ecce-triggered). NMI has a higher priority than INT. NMI is aways recognized at the end of the current in-struction, independent of the status of the interruot enable flip-flop, and automatically forces the CPU to restart at location 0066H.

RD. Read (Output, Active Low, 3-state). RD inci-cates that the CPU wants to read data from mem-ory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the

RESET. Reset (Input, Active Low). RESET inticiples the CPU as follows: it resets the internot enable flip-flop, clease the PC and Registers and R. and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go. the inactive state. CPU data bus.

Note that RESET must be active for a minimum of three full clock cycles before the reset operation is

RFSH. Refresh (Output. Active Low). RFSH. together with MRFQ. Indicates that the lower seven bits of the system's address bus can be used as a refresh address to the system's dynamic memores. WAIT. Wait (Input, Active Low). WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a <u>Wait</u> state as long as this signal is active. Estended WAIT periods can prevent the CPU from refreshing dynamic memory properly.

WR. Write (Output, Active Low, 3-state). WR inci-cates that the CPU data bus holds valid data to be stored at the addressed memory or VO location.