


Albert Wang

M.S. Electrical Engineering, Stanford University

aw3741@stanford.edu | [albert-wang1010.github.io](https://github.com/albert-wang1010) | linkedin.com/in/albert-wang1

SELECTED WORK




Full-Custom 65nm VLSI Microprocessor — Fall 2025

Cadence Virtuoso, Spectre, Calibre DRC/LVS/xRC

Ripple-carry ALU, logarithmic shifter, 8×8 SRAM, and PLA control designed schematic-to-layout in 65nm CMOS. 100 MHz with 88.8% timing margin in $4,100 \mu\text{m}^2$; DRC/LVS clean; $876 \mu\text{W}$ post-layout.

[Report \(PDF\)](#) · [GitHub](#)




Two-Stage Miller-Compensated OTA — Fall 2025

Cadence Virtuoso, Spectre

Two-stage OTA in $0.25 \mu\text{m}$ CMOS driving an 880 pF load: 76 dB open-loop gain, 47° phase margin, 203 kHz closed-loop bandwidth on a $700 \mu\text{A}$ budget. Hand calculations matched simulation within 4%; verified across PVT corners.

[Report \(PDF\)](#) · [GitHub](#)



Class D AM Transmitter, 1 MHz — Spring 2026

LTspice, discrete BJT design

AM transmitter on a single 6 V supply: RF input buffer, complementary Class D switching pair, and series-LC tank with $Q = 10$ selected from FCC Part 15 emission limits. 84 mW DC, 71% modulation depth, 3.4% THD, 8 dB emission margin.

[Report \(PDF\)](#) · [GitHub](#)

