



CS

FPGA 100 MHz \rightarrow 10 nsADC5742G 20 MHz \rightarrow 50 ns $t_1 = M_1 - 10$ ns $t_2 = M_2 - 10$ ns $\rightarrow M_2 = 3$ $t_3 = M_3 - 10$ ns $\rightarrow M_3 = 3$ 

	R_i	R_k	R_{CS}	R_{CLK}	$Reg_{-}hi$	$Reg_{-}lu$	R_{status}
RDY	R_i	R_k	1	0	enclut _{-lu}	$Reg_{-}lu$	0
INIT1	M1	16	1	0	$Reg_{-}hi$	$Reg_{-}lu$	0
W1	R_i-1	R_k	1	0	$Reg_{-}hi$	$Reg_{-}lu$	0
INIT2	M2	R_k	0	0	$Reg_{-}hi$	$Reg_{-}lu$	0
W2	R_i-1	R_k	0	0	$Reg_{-}hi$	$Reg_{-}lu$	0
INIT3	M3	R_k	0	0	$Reg_{-}hi$	$Reg_{-}lu$	0
W3	R_i-1	R_k	0	1	$Reg_{-}hi$	$Reg_{-}lu$	0
INIT4	M3	R_k	0	1	$Reg_{-}hi$	$Reg_{-}lu < 1$	0
W4	R_i-1	R_k	0	0	$Reg_{-}hi$	$Reg_{-}lu$	0
INIT5	M3	R_k-1	0	0	$Reg_{-}hi > 1$	$Reg_{-}lu$	0
INIT6	M2	R_k	0	1	$Reg_{-}hi$	$Reg_{-}lu$	0
W5	R_i-1	R_k	0	1	$Reg_{-}hi$	$Reg_{-}lu$	0
Végl	R_i	R_k	1	0	$Reg_{-}hi$	$Reg_{-}lu$	1