```
LIBRARY ieee;
 1
 2
     USE ieee.std logic 1164.all;
 3
     USE ieee.std logic arith.all;
 4
 5
   ENTITY SPI slave FPGA IS
 6
       GENERIC (
7
                  : STD LOGIC := '0'; --spi clock polarity mode
         cpol
                  : STD_LOGIC := '1'; --spi clock phase mode
8
                                        --data width in bits
9
         d width : INTEGER := 8);
10
       PORT (
                   : IN STD_LOGIC; --spi clk from master
: IN STD_LOGIC; --active low reset
: IN STD_LOGIC; --active low slave select
: IN STD_LOGIC; --master out, slave in
: IN STD_LOGIC; --'1' while busy = '0' moves data to the rx_data
11
         sclk
12
         reset n
13
        ss n
14
        mosi
15
       rx_req
     output
     st_load_en : IN STD_LOGIC; --asynchronous load enable st_load_trdy : IN STD_LOGIC; --asynchronous trdy load input st_load_rrdy : IN STD_LOGIC; --asynchronous rrdy load input
16
17
18
19
        st load roe : IN
                               STD LOGIC; --asynchronous roe load input
20
        tx load en : IN
                                 STD LOGIC; --asynchronous transmit buffer load enable
                                 STD LOGIC VECTOR (d width-1 DOWNTO 0); --asynchronous tx data
21
        tx load data : IN
     to load
                      : BUFFER STD_LOGIC := '0'; --transmit ready bit
22
        trdy
                      : BUFFER STD_LOGIC := '0'; --receive ready bit
23
        rrdy
                      : BUFFER STD LOGIC := '0'; --receive overrun error bit
24
       rx data : OUT
2.5
                               STD LOGIC VECTOR (d width-1 DOWNTO 0) := (OTHERS => '0');
     --receive register output to logic
                      : OUT
26
        busy
                               STD LOGIC := '0'; --busy signal to logic ('1' during
     transaction)
27
        miso
                      : OUT
                               STD LOGIC := 'Z'); --master in, slave out
28
     END SPI slave FPGA;
29
30 ARCHITECTURE logic OF SPI slave FPGA IS
      SIGNAL mode : STD_LOGIC; --groups modes by clock polarity relation to data
31
                      : STD LOGIC; --clock
32
       SIGNAL bit cnt : STD LOGIC VECTOR (d width+8 DOWNTO 0); --'1' for active transaction bit
33
       SIGNAL wr add : STD LOGIC; --address of register to write ('0' = receive, '1' =
34
     status)
35
     SIGNAL rd add : STD LOGIC; --address of register to read ('0' = transmit, '1' =
     SIGNAL rx buf : STD LOGIC VECTOR (d width-1 DOWNTO 0) := (OTHERS => '0'); --receiver
37
     SIGNAL tx buf : STD LOGIC VECTOR (d width-1 DOWNTO 0) := (OTHERS => '0'); --transmit
     buffer
38
     BEGIN
39
     busy <= NOT ss n; --high during transactions</pre>
40
41
       --adjust clock so writes are on rising edge and reads on falling edge
       mode <= cpol XOR cpha; --'1' for modes that write on rising edge
42
43
       WITH mode SELECT
44
        clk <= sclk WHEN '1',
45
                 NOT sclk WHEN OTHERS;
46
47
       --keep track of miso/mosi bit counts for data alignmnet
48
       PROCESS (ss n, clk)
49
       BEGIN
       IF(ss n = '1' OR reset n = '0') THEN
                                                                            --this slave is not
50
     selected or being reset
           bit cnt <= (conv integer (NOT cpha) => '1', OTHERS => '0'); --reset miso/mosi bit
51
     count.
52
         ELSE
                                                                            --this slave is selected
53
            IF(rising edge(clk)) THEN
                                                                            --new bit on miso/mosi
54
             bit cnt <= bit cnt(d width+8-1 DOWNTO 0) & '0';
                                                                            --shift active bit
     indicator
55
           END IF;
```

```
56
          END IF;
 57
        END PROCESS;
 58
 59
        PROCESS (ss n, clk, st load en, tx load en, rx req)
 60
        BEGIN
 61
          --write address register ('0' for receive, '1' for status)
 62
          IF(bit cnt(1) = '1' AND falling edge(clk)) THEN
 63
 64
            wr add <= mosi;</pre>
 65
          END IF;
 66
          --read address register ('0' for transmit, '1' for status)
 67
          IF(bit cnt(2) = '1' AND falling edge(clk)) THEN
 68
 69
           rd add <= mosi;
 70
          END IF;
 71
 72
          --trdy register
 73
          IF((ss n = '1' AND st load en = '1' AND st load trdy = '0') OR reset n = '0') THEN
 74
            trdy <= '0'; --cleared by user logic or reset</pre>
 75
          ELSIF(ss n = '1' AND ((st load en = '1' AND st load trdy = '1') OR tx load en = '1'))
       THEN
 76
            trdy <= '1'; --set when tx buffer written or set by user</pre>
      logic
 77
          ELSIF (wr add = '1' AND bit cnt(9) = '1' AND falling edge (clk)) THEN
 78
            trdy <= mosi; --new value written over spi bus</pre>
          ELSIF (rd add = '0' AND bit cnt(d width+8) = '1' AND falling edge(clk)) THEN
 79
 80
           trdy <= '0'; --clear when transmit buffer read
 81
          END IF;
 82
 83
          --rrdy register
          IF((ss n = '1' AND ((st load en = '1' AND st load rrdy = '0') OR rx req = '1')) OR
 84
      reset_n = '0') THEN
 8.5
            rrdy <= '0'; --cleared by user logic or rx data has been requested or reset</pre>
 86
          ELSIF (ss n = '1' AND st load en = '1' AND st load rrdy = '1') THEN
 87
            rrdy <= '1'; --set when set by user logic</pre>
          ELSIF(wr add = '1' AND bit_cnt(10) = '1' AND falling_edge(clk)) THEN
 88
            rrdy <= mosi; --new value written over spi bus</pre>
 89
          ELSIF(wr_add = '0' AND bit_cnt(d_width+8) = '1' AND falling_edge(clk)) THEN
 90
 91
           rrdy <= '1'; --set when new data received</pre>
 92
          END IF;
 93
          --roe register
          IF((ss n = '1' AND st load en = '1' AND st load roe = '0') OR reset n = '0') THEN
 95
 96
           roe <= '0'; --cleared by user logic or reset
          ELSIF(ss n = '1' AND st_load_en = '1' AND st_load_roe = '1') THEN
 97
            roe <= '1'; --set by user logic</pre>
 98
 99
          ELSIF (rrdy = '1' AND wr add = '0' AND bit cnt(d width+8) = '1' AND falling edge(clk))
       THEN
            roe <= '1'; --set by actual overrun
100
          ELSIF (wr_add = '1' AND bit_cnt(11) = '1' AND falling_edge(clk)) THEN
101
102
           roe <= mosi; --new value written by spi bus
103
          END IF;
104
105
          --receive registers
106
          --write to the receive register from master
107
          IF(reset n = '0') THEN
108
           rx buf <= (OTHERS => '0');
109
          ELSE
110
           FOR i IN 0 TO d width-1 LOOP
              IF(wr_add = '0' AND bit_cnt(i+9) = '1' AND falling_edge(clk)) THEN
111
112
                rx_buf(d_width-1-i) <= mosi;</pre>
113
              END IF;
114
           END LOOP;
115
          END IF:
          --fulfill user logic request for receive data
116
          IF(reset n = '0') THEN
117
```

```
118
           rx data <= (OTHERS => '0');
119
          ELSIF(ss n = '1' AND rx req = '1') THEN
120
          rx data <= rx buf;</pre>
121
          END IF;
122
123
          --transmit registers
124
         IF(reset n = '0') THEN
           tx buf <= (OTHERS => '0');
125
126
         ELSIF(ss n = '1' AND tx load en = '1') THEN --load transmit register from user logic
           tx buf <= tx load data;</pre>
127
         ELSIF(rd add = '0' AND bit cnt(7 DOWNTO 0) = "00000000" AND bit cnt(d width+8) = '0'
128
      AND rising edge (clk)) THEN
129
       tx buf(d width-\frac{1}{2} DOWNTO \frac{0}{2}) <= tx buf(d width-\frac{2}{2} DOWNTO \frac{0}{2}) & tx buf(d width-\frac{1}{2});
      --shift through tx data
         END IF;
130
131
          --miso output register
132
133
         IF(ss n = '1' OR reset n = '0') THEN --no transaction occurring or reset
134
          miso <= 'Z';
135
          ELSIF (rd add = '1' AND rising edge (clk)) THEN --write status register to master
136
           CASE bit cnt(10 DOWNTO 8) IS
              WHEN "001" => miso <= trdy;</pre>
137
             WHEN "010" => miso <= rrdy;</pre>
138
              WHEN "100" => miso <= roe;
139
140
             WHEN OTHERS => NULL;
141
           END CASE;
        ELSIF (rd add = '0' AND bit cnt (7 DOWNTO 0) = "00000000" AND bit cnt (d width+8) = '0'
142
     AND rising edge (clk)) THEN
143
           miso \leq tx buf(d width-1);
                                                        --send transmit register data to master
144
          END IF;
145
      END PROCESS;
146
147
    END logic;
```

148