

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  USE ieee.std_logic_arith.all;
4
5  ENTITY SPI_slave_FPGA IS
6      GENERIC (
7          cpol      : STD_LOGIC := '0';  --spi clock polarity mode
8          cpha      : STD_LOGIC := '1';  --spi clock phase mode
9          d_width   : INTEGER := 8);      --data width in bits
10     PORT (
11         sclk       : IN      STD_LOGIC;  --spi clk from master
12         reset_n    : IN      STD_LOGIC;  --active low reset
13         ss_n       : IN      STD_LOGIC;  --active low slave select
14         mosi       : IN      STD_LOGIC;  --master out, slave in
15         rx_req     : IN      STD_LOGIC;  --'1' while busy = '0' moves data to the rx_data
16         output
17         st_load_en  : IN      STD_LOGIC;  --asynchronous load enable
18         st_load_trdy : IN      STD_LOGIC;  --asynchronous trdy load input
19         st_load_rrdy : IN      STD_LOGIC;  --asynchronous rrdy load input
20         st_load_roe  : IN      STD_LOGIC;  --asynchronous roe load input
21         tx_load_en   : IN      STD_LOGIC;  --asynchronous transmit buffer load enable
22         tx_load_data : IN      STD_LOGIC_VECTOR (d_width-1 DOWNT0 0);  --asynchronous tx data
23         to load
24         trdy        : BUFFER STD_LOGIC := '0';  --transmit ready bit
25         rrdy        : BUFFER STD_LOGIC := '0';  --receive ready bit
26         roe         : BUFFER STD_LOGIC := '0';  --receive overrun error bit
27         rx_data     : OUT     STD_LOGIC_VECTOR (d_width-1 DOWNT0 0) := (OTHERS => '0');
28         --receive register output to logic
29         busy        : OUT     STD_LOGIC := '0';  --busy signal to logic ('1' during
30         transaction)
31         miso        : OUT     STD_LOGIC := 'Z');  --master in, slave out
32     END SPI_slave_FPGA;
33
34     ARCHITECTURE logic OF SPI_slave_FPGA IS
35         SIGNAL mode      : STD_LOGIC;  --groups modes by clock polarity relation to data
36         SIGNAL clk       : STD_LOGIC;  --clock
37         SIGNAL bit_cnt   : STD_LOGIC_VECTOR (d_width+8 DOWNT0 0);  --'1' for active transaction bit
38         SIGNAL wr_add    : STD_LOGIC;  --address of register to write ('0' = receive, '1' =
39         status)
40         SIGNAL rd_add    : STD_LOGIC;  --address of register to read ('0' = transmit, '1' =
41         status)
42         SIGNAL rx_buf    : STD_LOGIC_VECTOR (d_width-1 DOWNT0 0) := (OTHERS => '0');  --receiver
43         buffer
44         SIGNAL tx_buf    : STD_LOGIC_VECTOR (d_width-1 DOWNT0 0) := (OTHERS => '0');  --transmit
45         buffer
46     BEGIN
47         busy <= NOT ss_n;  --high during transactions
48
49         --adjust clock so writes are on rising edge and reads on falling edge
50         mode <= cpol XOR cpha;  --'1' for modes that write on rising edge
51         WITH mode SELECT
52             clk <= sclk WHEN '1',
53                 NOT sclk WHEN OTHERS;
54
55         --keep track of miso/mosi bit counts for data alignmnet
56         PROCESS (ss_n, clk)
57         BEGIN
58             IF (ss_n = '1' OR reset_n = '0') THEN  --this slave is not
59                 selected or being reset
60                 bit_cnt <= (conv_integer (NOT cpha) => '1', OTHERS => '0');  --reset miso/mosi bit
61                 count
62             ELSE  --this slave is selected
63                 IF (rising_edge (clk)) THEN  --new bit on miso/mosi
64                     bit_cnt <= bit_cnt (d_width+8-1 DOWNT0 0) & '0';  --shift active bit
65                     indicator
66                 END IF;
67         END PROCESS;

```

```

56     END IF;
57     END PROCESS;
58
59     PROCESS(ss_n, clk, st_load_en, tx_load_en, rx_req)
60     BEGIN
61
62         --write address register ('0' for receive, '1' for status)
63         IF(bit_cnt(1) = '1' AND falling_edge(clk)) THEN
64             wr_add <= mosi;
65         END IF;
66
67         --read address register ('0' for transmit, '1' for status)
68         IF(bit_cnt(2) = '1' AND falling_edge(clk)) THEN
69             rd_add <= mosi;
70         END IF;
71
72         --trdy register
73         IF((ss_n = '1' AND st_load_en = '1' AND st_load_trdy = '0') OR reset_n = '0') THEN
74             trdy <= '0';    --cleared by user logic or reset
75         ELSIF(ss_n = '1' AND ((st_load_en = '1' AND st_load_trdy = '1') OR tx_load_en = '1'))
76         THEN
77             trdy <= '1';    --set when tx buffer written or set by user
78         logic
79         ELSIF(wr_add = '1' AND bit_cnt(9) = '1' AND falling_edge(clk)) THEN
80             trdy <= mosi;    --new value written over spi bus
81         ELSIF(rd_add = '0' AND bit_cnt(d_width+8) = '1' AND falling_edge(clk)) THEN
82             trdy <= '0';    --clear when transmit buffer read
83         END IF;
84
85         --rrdy register
86         IF((ss_n = '1' AND ((st_load_en = '1' AND st_load_rrdy = '0') OR rx_req = '1')) OR
87         reset_n = '0') THEN
88             rrdy <= '0';    --cleared by user logic or rx_data has been requested or reset
89         ELSIF(ss_n = '1' AND st_load_en = '1' AND st_load_rrdy = '1') THEN
90             rrdy <= '1';    --set when set by user logic
91         ELSIF(wr_add = '1' AND bit_cnt(10) = '1' AND falling_edge(clk)) THEN
92             rrdy <= mosi;    --new value written over spi bus
93         ELSIF(wr_add = '0' AND bit_cnt(d_width+8) = '1' AND falling_edge(clk)) THEN
94             rrdy <= '1';    --set when new data received
95         END IF;
96
97         --roe register
98         IF((ss_n = '1' AND st_load_en = '1' AND st_load_roe = '0') OR reset_n = '0') THEN
99             roe <= '0';    --cleared by user logic or reset
100        ELSIF(ss_n = '1' AND st_load_en = '1' AND st_load_roe = '1') THEN
101            roe <= '1';    --set by user logic
102        ELSIF(rrdy = '1' AND wr_add = '0' AND bit_cnt(d_width+8) = '1' AND falling_edge(clk))
103        THEN
104            roe <= '1';    --set by actual overrun
105        ELSIF(wr_add = '1' AND bit_cnt(11) = '1' AND falling_edge(clk)) THEN
106            roe <= mosi;    --new value written by spi bus
107        END IF;
108
109        --receive registers
110        --write to the receive register from master
111        IF(reset_n = '0') THEN
112            rx_buf <= (OTHERS => '0');
113        ELSE
114            FOR i IN 0 TO d_width-1 LOOP
115                IF(wr_add = '0' AND bit_cnt(i+9) = '1' AND falling_edge(clk)) THEN
116                    rx_buf(d_width-1-i) <= mosi;
117                END IF;
118            END LOOP;
119        END IF;
120        --fulfill user logic request for receive data
121        IF(reset_n = '0') THEN

```

```
118         rx_data <= (OTHERS => '0');
119     ELSIF(ss_n = '1' AND rx_req = '1') THEN
120         rx_data <= rx_buf;
121     END IF;
122
123     --transmit registers
124     IF(reset_n = '0') THEN
125         tx_buf <= (OTHERS => '0');
126     ELSIF(ss_n = '1' AND tx_load_en = '1') THEN --load transmit register from user logic
127         tx_buf <= tx_load_data;
128     ELSIF(rd_add = '0' AND bit_cnt(7 DOWNT0 0) = "00000000" AND bit_cnt(d_width+8) = '0'
AND rising_edge(clk)) THEN
129         tx_buf(d_width-1 DOWNT0 0) <= tx_buf(d_width-2 DOWNT0 0) & tx_buf(d_width-1);
--shift through tx data
130     END IF;
131
132     --miso output register
133     IF(ss_n = '1' OR reset_n = '0') THEN --no transaction occuring or reset
134         miso <= 'Z';
135     ELSIF(rd_add = '1' AND rising_edge(clk)) THEN --write status register to master
136         CASE bit_cnt(10 DOWNT0 8) IS
137             WHEN "001" => miso <= trdy;
138             WHEN "010" => miso <= rrdy;
139             WHEN "100" => miso <= roe;
140             WHEN OTHERS => NULL;
141         END CASE;
142     ELSIF(rd_add = '0' AND bit_cnt(7 DOWNT0 0) = "00000000" AND bit_cnt(d_width+8) = '0'
AND rising_edge(clk)) THEN
143         miso <= tx_buf(d_width-1); --send transmit register data to master
144     END IF;
145
146     END PROCESS;
147 END logic;
148
```