
1 Estadosmotores.asf



1.1 Estadosmotores.vhd

```
-- Title : No Title

-- Design :

-- Author : albert0127

-- Company : s
-- File : c:/Users/amf01/Documents/DLP/maquinaestadosmotores/compile/E
stadosmotores.vhd
-- Generated : Sun Dec 25 14:51:27 2022
                  : C:/Users/amf01/Documents/DLP/maquinaestadosmotores/src/Estad
-- From
osmotores.asf
        : Active-HDL Student Edition FSM Code Generator ver. 6.0
-- By
_ _
-- Description :
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
use IEEE.std_logic_signed.all;
entity Estadosmotores is
     port (
          CLK: in STD_LOGIC;
          PB1: in STD_LOGIC;
PB2: in STD_LOGIC;
PB3: in STD_LOGIC;
RESET: in STD_LOGIC;
          M1: out STD_LOGIC;
M2: out STD_LOGIC;
          M3: out STD_LOGIC
end Estadosmotores;
architecture Estadosmotores_arch of Estadosmotores is
-- BINARY ENCODED state machine: Sreg0
attribute ENUM ENCODING: string;
type Sreg0_type is (
S1, S2, S3, S4
);
attribute ENUM ENCODING of Sreg0 type: type is
     "00 " & -- S1
"01 " & -- S2
     "10 " &
                    -- S3
     "11" ;
                    -- S4
signal Sreg0, NextState Sreg0: Sreg0 type;
begin
```

Active-HDL Student Edition

```
-- FSM coverage pragmas
-- Aldec enum Machine_Sreg0 CURRENT=Sreg0
-- Aldec enum Machine_Sreg0 NEXT=NextState_Sreg0
-- Aldec enum Machine_Sreg0 INITIAL_STATE=$1
-- Aldec enum Machine_Sreg0 STATES=$2,S3,S4
-- Aldec enum Machine_Sreg0 TRANS=$1->$2,$1->$4,$2->$3,$2->$4,$3->$2,$
3->S4,S4->S2,S4->S3
-- User statements
-- Diagram ACTION
-- Machine: Sreg0
-- Next State Logic (combinatorial)
Sreg0 NextState: process (PB1, PB2, PB3, Sreg0)
begin
      NextState_Sreg0 <= Sreg0;
-- Set default values for outputs and signals</pre>
      M1 <= '0';
      M2 <= '0'
      M3 <= '0'
      case Sreg0 is
            when S1 =>
                  M1 <= '0';
M2 <= '0';
                  M3<='0';
                  if PB1 = '1' then
                  NextState Sreg0 <= S2;
elsif PB2 = 'I' then</pre>
                  NextState Sreg0 <= S3;
elsif PB3 ='1<sup>T</sup> then
                        NextState_Sreg0 <= S4;</pre>
                  end if;
            when S2 => M1<= '1'
                  M2<= ' 0 '
                  M3<= ' 0 '
                  if PB2 = '1' then
                  NextState_Sreg0 <= S3;
elsif PB3 = '\overline{1}' then</pre>
                        NextState Sreg0 <= S4;</pre>
                  end if;
            when S3 =>
                  M1<='0';
                  M2<= ' 1 '
                  M3<='0';
if PB1 = '1' then
                  NextState Sreg0 <= S2;
elsif PB3 = 'I' then
                        NextState_Sreg0 <= S4;</pre>
                  end if;
            when S4 =>
                  M1<='0';
                  M2<='0';
M3<='1';
                  if PB2 = '1' then
                  NextState Sreg0 <= S3;
elsif PB1 = 'I' then</pre>
                        NextState Sreg0 <= S2;</pre>
```

Active-HDL Student Edition