

# ATS2825 Datasheet

Version: 1.6

2017-01-12

# **Declaration**

#### Disclaimer

Information given in this document is provided just as a reference or example for the purpose of using Actions' products, and cannot be treated as a part of any quotation or contract for sale.

Actions products may contain design defects or errors known as anomalies or errata which may cause the products' functions to deviate from published specifications. Designers must not rely on the instructions of Actions' products marked "Reserved" or "undefined". Actions reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

ACTIONS DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL EXPRESS OR IMPLIED WARRANTIES OF MERCHANTABILITY, ACCURACY, SECURITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT OF INTELLECTUAL PROPERTY AND THE LIKE TO THE INFORMATON OF THIS DOCUMENT AND ACTIONS PRODUCTS.

IN NO EVENT SHALL ACTIONS BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES WHATSOEVER, INCLUDING, WITHOUT LIMITATION FOR LOST OF DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND ARISING FROM USING THE INFORMATON OF THIS DOCUMENT AND ACTIONS PRODUCTS. REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF ACTIONS OR OTHERS; STRICT LIABILITY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER ACTIONS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES OR NOT.

Actions' products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of Actions and further testing and/or modification will be fully at the risk of the customer.

### Ways of obtaining information

Copies of this document and/or other Actions product literature, as well as the Terms and Conditions of Sale Agreement, may be obtained by visiting Actions' website at: <a href="http://www.actions-semi.com">http://www.actions-semi.com</a> or from an authorized Actions representative.

#### **Trademarks**

The word "Actions" and the logo are the trademarks of Actions Semiconductor Co., Ltd, and Actions (Zhuhai) Technology Co., Limited is authorized to use them. Word "炬芯" is the trademark of Actions

(Zhuhai) Technology Co., Limited. Names and brands of other companies and their products that may from time to time descriptively appear in this document are the trademarks of their respective holders, no affiliation, authorization, or endorsement by such persons are claimed or implied except as may be expressly stated therein.

### **Rights Reserved**

The provision of this document shall not be deemed to grant buyers any right in and to patent, copyright, trademark, trade secret, know how, and any other intellectual property of Actions or others.

### Miscellaneous

Information contained or described herein relates only to the Actions products and as of the release date of this publication, abrogates and supersedes all previously published data and specifications relating to such products provided by Actions or by any other person purporting to distribute such information.

Actions reserves the rights to make changes to information described herein at any time without notice. Please contact your Actions sales representatives to obtain the latest information before placing your product order.

### **Additional Support**

Additional product and company information can be obtained by visiting the Actions website at: http://www.actions-semi.com



# **Contents**

D	eclaratio	n	2
Cd	ontents ·		i
Re	evision H	listory ·····	vi
1	Intro	duction	1
	1.1	Overview ·····	2
	1.2	Application Diagram ·····	2
		Detail Features	
	1.4 1.4.1	Pin Assignment and Descriptions ······ Pin Assignment ·····	2
	1.4.1		
2	Bluet	ooth	8
_	D	essor Core ·····	0
3	Proce	ssor Core ·····	δ
4	DSP (	Core	8
5	Mem	ory Controller	9
6	DMA	Controller	9
	6.1	Features·····	9
	6.2	Memory and Peripheral Access Description ······	10
	6.2.1		
	6.2.2	DMA channel priority	10
	6.3	DMA Register List ·····	10
	6.4	DMA Register Description ······	
	6.4.1	DMAPriority ·····	
	6.4.2	DMAIP	
	6.4.3	DMAIE	
	6.4.4	DMA0CTL ·····	
	6.4.5		
	6.4.6		
	6.4.7		
	6.4.8		
	6.4.9 6.4.1		
	6.4.1		
	6.4.1		
	6.4.1		
	6.4.1		
	6.4.1		
	6.4.1		
	6.4.1		
	6.4.1		
	6.4.1	9 DMA2DADDR0 ·····	
	6.4.2	0 DMA2DADDR1 ······	19



	6.4.21	DMA2FrameLen·····	
	6.4.22	DMA3CTL	
	6.4.23	DMA3SADDR0·····	
	6.4.24	DMA3SADDR1·····	
	6.4.25	DMA3DADDR0 ·····	
	6.4.26	DMA3DADDR1 ·····	
	6.4.27	DMA3FrameLen	
	6.4.28	DMA4CTL	
	6.4.29	DMA4SADDR0······DMA4SADDR1·····	
	6.4.30 6.4.31	DMA4DADDR0······	
	6.4.32	DMA4DADDR0	
	6.4.33	DMA4FrameLen·····	
	6.4.34	DMA5CTL	
	6.4.35	DMA5DADDR	
	6.4.36	DMA5FrameLen·····	25
	6.4.37	DMA5CONT	25
7	PMU ··		26
	7.1 Fe	eatures·····	26
	72 1/	Iodule Description ·····	26
	7.2 M 7.2.1	DC-DC Converter ·····	
	7.2.1	Linear Regulators	
	7.2.2	Li-lon Cell Charger ·····	
	7.2.4	Reference Voltage ·····	
	7.2.5	A/D Converters ·····	
	7.3 Re	egister List ······	27
		egister Description ·····	
	7.4.1	VOUT_CTL	
	7.4.2 7.4.3	MULTI_USEDVD15_DCDC_CTL	
	7.4.3 7.4.4	CHG CTL	
	7.4.5	CHG DET	
	7.4.6	PMUADC CTL·····	
	7.4.7	BATADC DATA ·····	
	7.4.8	TEMPADC_DATA	32
	7.4.9	DC5VADC_DATA ·····	
	7.4.10	SENSADC_DATA·····	
	7.4.11	LRADC1_DATA······	
	7.4.12	LRADC2_DATA	
	7.4.13	LRADC3_DATA	
	7.4.14	LRADC4_DATA ·······BDG CTL ······	
	7.4.15 7.4.16	LDO CTL	
	7.4.17	SYSTEM SET·····	
	7.4.18	POWER CTL·····	
	7.4.19	TIMER CTL	
	7.4.20	WKEN CTL ·····	
	7.4.21	WAKE_PD·····	37
	7.4.22	ONOFF_KEY	
	7.4.23	NFC_CTL·····	
	7.4.24	SPD_CTL·····	39
o	Systom	n Control	
8	-		
	8.1 RI	MU	40



8.1.1	Features ·····	
8.1.2	Register List (Digital part)	
8.1.3	Register Description ·····	40
8.2 CI	MU Analog	41
8.2.1	Features ·····	
8.2.2	Register List·····	
8.2.3	Register Description	
	TC	
8.3 R7 8.3.1	Features ·····	
8.3.2	Register List·····	
8.3.3	Register Description	
	ceptions and Interrupts Controller (INTC)	
8.4.1	Register List	
8.4.2 8.4.3	Register Description	
0.4.3	register Description	49
9 Storage	<u> </u>	53
_		
10 Transfe	r and Communication·····	54
10.1 US	SB	54
10.1.1	Features ·····	54
10.1.2	Register List	54
10.1.3	Register Description	
10.2 TV	NI	55
10.2.1	Features ······	
10.2.2	Function Description	
10.2.2	Operation Manual	
10.2.4	Register List·····	
10.2.5	Register Description······	
	C	
	Features ······	
10.3.1	Operation Manual	
10.3.2	Register List	
10.3.3	Register Description	
10.3.4	·	
	4 <i>RT</i>	
10.4.1	Features ·····	
10.4.2	Register List·····	
10.4.3	Register Description	64
10.5 SF	P	68
10.5.1	Features ·····	68
10.5.2	Register List	68
10.5.3	Register Description	68
11 Audio I	nterface ·····	73
11.1 12.	S	····· 73
11.1.1	Features ·····	
11.1.2	Register List·····	73
11.1.3	Register Description	73
11.2 SF	PDIF TX	74
11.2.1	Features ·····	
11.2.2	Register List······	
11.2.3	Register Description······	
	o err per	<i>,</i> ,



12	User	Inte	face (UI)	76
1	2.1	LCD	Controller (LCDC) ·····	76
	12.1		Features	
	12.1	.2	Function Description	76
	12.1	.3	Register List	78
	12.1	.4	Register Description	79
1	2.2	_	LCD&LED controller·····	
	12.2		Features ·····	
	12.2		Register List·····	
	12.2	.3	Register Description	81
13	GPIC	) and	I/O Multiplexer·····	86
1	3.1	Feat	ıres·····	86
1	3.2	Oper	ation Manual·····	86
	13.2	.1	Multi-function Switch Operation ······	
	13.2	.2	GPIO Output ·····	
	13.2	.3	GPIO Input ·····	
	13.2	.4	SIO Output ·····	
	13.2	.5	GPIO Output/Input Loop Test ······	
	13.2	_	PWM Configure	
1	3.3	Regi	ter List ·····	89
1	3.4	GPIC	Register Description ·····	
	13.4	.1	GPIOAOUTEN	
	13.4	.2	GPIOAINEN	
	13.4	.3	GPIOADAT ·····	
	13.4	.4	GPIOAPUEN ·····	
	13.4	.5	GPIOAPDEN	
	13.4	.6	GPIOBOUTEN	_
	13.4	.7	GPIOBINEN	
	13.4	.8	GPIOBDAT ·····	
	13.4	.9	GPIOBPUEN	
	13.4	.10	GPIOBPDEN	
	13.4	.11	SIO_OUTEN	
	13.4	.12	SIO_INEN ·····	_
	13.4	.13	SIO_DAT ·····	
	13.4	.14	SIO_PUEN ·····	
	13.4		SIO_PDEN	
	13.4	.16	GPIOB0_CTL·····	93
1	3.5	PWΛ	1 Register Description ·····	
	13.5	.1	PWM0_CTL	
	13.5	.2	PWM1_CTL	
	13.5	.3	PWM2_CTL	
	13.5	.4	PWM3_CTL	95
1	3.6	MFP	Register Description	
	13.6	.1	MFP_CTL0	
	13.6	.2	MFP_CTL1	
	13.6	.3	MFP_CTL2	
	13.6	.4	MFP_CTL3·····	99
1	3.7	Anal	og/Digital Select Register·····	
	13.7	.1	AD_SELECT	
	13.7	.2	AD_SELECT1	102
1	3.8	PAD	Drive Register Description	102



15.		haracteristics ·······	
15. 15.		er up time sequence diagram······	
15.		mmended PWR Supply ······	
15.	.1 Abso	olute Maximum Ratings ·····	113
15 E	Electrical	Characteristics ······	113
14 F	Package a	nd Drawings ·····	112
-	13.5.2	LLD_3LG_BIA3_LIN	111
_	13.9.1 13.9.2	LED_SEG_RC_EN	
13.	.9 LED	Register Description ·····	
1	13.8.7	PADDRV4	109
2	13.8.6	PADDRV3	108
	13.8.5	PADDRV2·····	
_	13.8.4	PADDRV1	
_	13.8.3	PADDRV0	
	13.8.1 13.8.2	PADPUPDPAD SMIT	



# **Revision History**

Date	Revision	Description
2015-03-23	1.0	First Release
2015-09-09	1.1	Correct spelling mistakes
2015-10-16	1.2	Update Bluetooth edition and pin description list
2016-01-05	1.3	Update pin assignment picture and add LRADC4 content
2016-03-14	1.4	Update standby current parameter
2016-08-15	1.5	Update
2017-01-12	1.6	Update Power up time sequence diagram



# 1 Introduction

### **Features**

- 104MHz MIPS32 Processor and 180MHz CEVA DSP
- Internal ROM and serial flash memory interface supporting randomizer
- Internal RAM for data and program
- Built-in high performance stereo 24 bit input DAC & ADC
- Supports Digital microphones, single-ended Analog microphones and fully differential microphone
- Built-in stereo PA for headphone and differential audio output for speaker PA
- Bluetooth V4.2 compatible with Bluetooth V4.1/V4.1 LE/V4.0/V3.0/V2.1 + EDR systems
- Bluetooth fast AGC control to improve receiving dynamic range
- Supports AFH to dynamically detect channel quality to improve Bluetooth transmission quality
- Support SD/MMC/eMMC card interface and SPI NorFlash interface
- Audio Interfaces: I2S, SPDIF TX
- Serial Interfaces: USB2.0, UART, TWI, SPI
- Infrared Remote controller supported
- TFT and Segment LCD panels
- Digital matrix LED panels
- Integrated PMU supports multiple low energy states
- Integrated Linear battery charger up to 600mA charging current
- Package QFN-68 (8mm\*8mm, Pitch 0.4mm)

# **Applications**

- Portable stereo speakers and speakerphones
- Bluetooth car audio unit
- Stereo headsets and headphones
- Other Bluetooth audio applications

# Actions® ATS2825<sup>TM</sup> QFN68

**Bluetooth Audio Solution** 

Low Power Solution for Portable & Wireless Audio Applications Local MMC/SD Card Audio Playback

MIPS + DSP Dual-core Single-chip
Bluetooth V4.2

Revision V1.5

More Information please visit:

http://www.actions-semi.com



### 1.1 Overview

Actions' ATS2825 is a highly integrated single-chip Bluetooth Audio solution. Positioning at Bluetooth portable stereo speakers, headsets and speakerphones and local MMC/SD Card Audio Playback market, ATS2825 satisfies the market requirements with high performance, low cost and low power consumption. ATS2825 adopts MIPS + DSP dual core architecture. Large capacity RAM is embedded to meet different Bluetooth applications, and support Bluetooth background working while playing high quality music with traditional plug-in card and USB flash disk. ATS2825 supports decoding Bluetooth A2DP audio and loading sound effects simultaneously, support Bluetooth handfree calls with dual MIC AEC and noise reduction. ATS2825 integrates Bluetooth controller support V4.2 and compliant with 4.1/4.1 LE/4.0/3.1/2.1 Bluetooth specification, and supports dual mode (BR/EDR + Low Energy Controllers). The links in BR/EDR and LE can be active simultaneously.

ATS2825 takes special methods at power optimization, especially for various applications scenarios, including sniff, Bluetooth idle, Bluetooth playing and call modes. Embedded PMU supports power optimization and provide long battery life. The competitive advantages of ATS2825 are high music and call qualities with low power and BOM, which lays the foundation for our goal at high-end market. Above all, ATS2825 provides a true "ALL-IN-ONE" solution, making it the ideal choice for highly integrated and optimized Bluetooth audio products.

# 1.2 Application Diagram




Figure 1-1 ATS2825 Application Diagram



### 1.3 Detail Features

# **System**

- 104MHz MIPS32 processor Core
- 180MHz CEVA DSP core
- Internal RAM for data and program storage
- Support 26MHz OSC with on-chip PLL
- Operating voltage: I/O 3.1V, Core 1.2V
- Fully configurable PEQ
- Actions' super voice technology for voice connections
- Support for echo cancellation and noise reduction
- Support for wind noise reduction
- Support for packet loss concealment
- Support for multiple sound effect, such as MDRC, bass enhancement, virtual surround effects
- Support for voice prompt

### **Bluetooth**

- Support Bluetooth V4.2
- Compatible with Bluetooth V4.1/4.1 LE/4.0/3.0/2.1 + EDR
- Compatible with AVRCP Profile V1.6
- Compatible with A2DP Profile V1.3
- Compatible with HFP Profile V1.7
- Supports all packet types in basic rate and enhanced data rate
- Supports SCO/Esco link
- Supports Secure Simple Pairing
- Supports Low Power Mode (Sniff / Sniff Sub-rating / Hold / Park )
- Bluetooth Dual Mode support: Simultaneous LE and BR / EDR
- Supports multiple Low Energy states
- Fast AGC control to improve receiving dynamic range
- Supports AFH to dynamically detect channel quality to improve transmission quality
- Integrated Class1, Class2, and Class 3 PA
- Bluetooth 3.0 compliant
- Supports Power / Enhanced Power Control
- Integrated 32K oscillator for power management

# **Package**

QFN-68 (8mm\*8mm, Pitch 0.4mm)

### **Audio**

- Built-in stereo 24 bit input sigma-delta DAC, SNR > 98dB, THD <- 87dB</li>
- DAC supports sample rate 8k/12k/11.025k/ 16k/22.05k/24k/32k/44.1/48kHz
- Built-in stereo 20mW PA for headphone. PA output supports traditional mode and direct drive mode (for earphone)
- Support differential audio output for speaker PA
- Built-in stereo 24 bit input sigma-delta ADCs, SNR>90dB, THD<-82dB.</li>
- ADC supports sample rate 8k/12k/11.025k/ 16k/22.05k/24k/32k/44.1k/48kHz
- Supports stereo single-ended input analog or mono fully differential input microphone
- Supports Digital microphones and Analog microphones

# **Power Management**

- Supports Li-Ion battery and 5V power supply
- Dynamic power management
- Integrated Linear battery charger
- Integrated DC-DC buck converters, switchable to LDO mode
- Linear regulators output VCC, AVCC, BTVCC
- Standby Leakage Current (Include RTC module):<50uA(Whole System)</li>
- Standby Leakage Current(Not Include RTC module):<1uA(Whole System)</li>
- Low Power Consumption (No LCD/ SPEAKER/ LAMP): Typical Sniff Current: 800uA @ Vbat = 3.8V; ACL: < 18mA @ Vbat = 3.8V; SCO: < 20mA@Vbat=3.8V

# **Physical Interfaces**

- Support SD/MMC/eMMC card interface and SPI NorFlash interface
- USB 2.0 device and host controllers
- A variety of serial controllers supporting I2S, SPDIF TX, SPI, UART, TWI
- Support Remote Control with the internal IRC for decoding
- Support independent capacitive touch keys
- Support LCM with 8bit CPU Interface, 4COM/5COM/6COM Segment LCD, 7pin LED
- 4 LED drivers with PWM flasher independent of MCU



# **Pin Assignment and Descriptions**

# 1.4.1 Pin Assignment




Figure 1-2 ATS2825 (QFN68) Pin Assignment

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.

Version 1.6



# 1.4.2 Pin Description

Table 1-1 ATS2825 Pin Description

	Table 1-1 Al32825 Pin Description						
Pin No.	Pin Name	Default Function	Function Multiplex	IO Type	PAD Drive Level	GPIO Initial State	Description
1	GPIOA6	LED_COM6	GPIOA6/LED_COM6/E M_CEB3/LCD_SEG0/I2S _LRCLK/TK6	DIO	LED_COM:24 mA;2/4/6/8/ 18/20/22/24 mA	Z	Bit6 of General purpose I/O portA
2	GPIOA23	SD_DAT3	GPIOA23/SD_DAT3/EM _D11/LCD_D11/LCD_SE G13/SPDIFTX/PWM2/S PDIFTX/UART_TX1/SD_ DAT0/LRADC3/TK7/MEJ _TDO	DIO	2/4/6/8/10/1 2/14/16mA	Z	Bit23 of General purpose I/O portA
3	GPIOA22	SD_DAT2	GPIOA22/SD_DAT2/EM _D10/LCD_D10/LCD_SE G12/SIRQ0/IR_RX/PW M1/LRADC2/SHIELD	DIO	2/4/6/8/10/1 2/14/16mA	Z	Bit22 of General purpose I/O portA
4	GPIOA15	LED_SEG7	GPIOA15/LED_SEG7/E M_D7/LCD_D7/LCD_SE G9/TK7	DIO	2/4/6/8/10/1 2/14/16mA	Z	Bit15 of General purpose I/O portA
5	GPIOA14	LED_SEG6	GPIOA14/LED_SEG6/E M_D6/LCD_D6/LCD_SE G8/TK6	DIO	2/4/6/8/10/1 2/14/16mA	Z	Bit14 of General purpose I/O portA
6	GPIOA13	LED_SEG5	GPIOA13/LED_SEG5/E M_D5/LCD_D5/LCD_SE G7/TK5	DIO	2/4/6/8/10/1 2/14/16mA	Z	Bit13 of General purpose I/O portA
7	GPIOA12	LED_SEG4	GPIOA12/LED_SEG4/E M_D4/LCD_D4/LCD_SE G6/TK4/DEJ_TDO/MEJ_ TDO	DIO	2/4/6/8/10/1 2/14/16mA	Z	Bit12 of General purpose I/O portA
8	GPIOA11	LED_SEG3	GPIOA11/LED_SEG3/E M_D3/LCD_D3/LCD_SE G5/UART_RTS1/SPI1_M OSI/TK3/DEJ_TDI/MEJ_ TDI	DIO	2/4/6/8/10/1 2/14/16mA	Z	Bit11 of General purpose I/O portA
9	GPIOA10	LED_SEG2	GPIOA10/LED_SEG2/E M_D2/LCD_D2/LCD_SE G4/UART_CTS1/SPI1_M ISO/TK2/DEJ_TCK/MEJ_ TCK	DIO	2/4/6/8/10/1 2/14/16mA	Z	Bit10 of General purpose I/O portA
10	GPIOA9	LED_SEG1	GPIOA9/LED_SEG1/EM _D1/LCD_D1/LCD_SEG3 /SPI1_SCLK/TK1/DEJ_T MS/MEJ_TMS	DIO	2/4/6/8/10/1 2/14/16mA	Z	Bit9 of General purpose I/O portA



	AI32025 DataSileet						
11	GPIOA8	LED_SEG0	GPIOA8/LED_SEG0/EM _D0/LCD_D0/LCD_SEG2 /SPI1_SS/PWM3/TK0/D EJ_RTCK/MEJ_TRST	DIO	2/4/6/8/10/1 2/14/16mA	Z	Bit8 of General purpose I/O portA
12	GPIOA16	SD_CMD	GPIOA16/SD_CMD/UAR T_RX1/LCD_SEG14/SPI1 _SS/MEJ_TMS	DIO	2/4/6/8/10/1 2/14/16mA	Z	Bit16 of General purpose I/O portA
13	GPIOA31	SPI_MOSI	GPIOA31/SPI_MOSI/SPI _MISO/LCD_SEG20	DIO	2/4/6/8/10/1 2/14/16mA	Z	Bit31 of General purpose I/O portA
14	GPIOA29	SPI_SCLK	GPIOA29/SPI_SCLK/SPI _SS/SD_CLK1/TWI_SDA /SIRQ1LCD_SEG19	DIO	2/4/6/8/10/1 2/14/16mA	Z	Bit29 of General purpose I/O portA
15	GPIOA28	SPI_SS	GPIOA28/SPI_SS/SPI_M OSI/LCD_SEG18	DIO	2/4/6/8/10/1 2/14/16mA	Z	Bit28 of General purpose I/O portA
16	GPIOB11	SPIBT_IO2	GPIO_B11/SPIBT_IO2/T WI_SCL/PWM3/SIRQ0/I R_RX/SD_CLK0	DIO	2/4/6/8/10/1 2/14/16mA	Z	Bit11 of General purpose I/O portB
17	BT_VD3 3PA			PWR			3.3V Voltage
18	BT_RFIO			RF			Bluetooth antenna IO
19	VD12_SS BM_BT			PWR			1.2V Voltage
20	BT_VD1 2SYN			PWR			1.2V Voltage
21	VD12_RF LDO_OU T			PWR			1.2V Voltage
22	BT_VD1 5_LDO			PWR			1.5V Voltage
23	BT_VD3 3X_XTAL			PWR			3.3V Voltage
24	BTVCC			PWR			3.3V Voltage
25	HOSCO			АО			26MHz clock output
26	HOSCI			Al			26MHz clock input
27	RTCVDD			PWR			RTC power
28	NFC_WK _RTCVD D			DI			NFC wakeup
29	GPIOA0	LED_COM0	GPIOA0/LED_COM0/E M_WRB/LCD_WRB/LCD	DIO	LED_COM:24 mA;2/4/6/8/	Z	Bit0 of General



			_COM0/TWI_SCL/PWM 1/UART_RTS1/I2S_MCL K		18/20/22/24 mA		purpose I/O portA
30	GPIOA1	LED_COM1	GPIOA1/LED_COM1/E M_RS/LCD_RS/LCD_CO M1/TWI_SDA/SIRQ1/P WM3/UART_CTS1/I2S_ BCLK/MEJ_TMS/DEJ_T MS	DIO	LED_COM:24 mA;2/4/6/8/ 18/20/22/24 mA	Z	Bit1 of General purpose I/O portA
31	GPIOA2	LED_COM2	GPIOA2/LED_COM2/E M_RDB/LCD_RDB/LCD_ COM2/PWM2/UART_R X1/I2S_LRCLK/LRADC4/ BT_ACT/MEJ_TCK/DEJ_ TCK	DIO	LED_COM:24 mA;2/4/6/8/ 18/20/22/24 mA	Z	Bit2 of General purpose I/O portA
32	ONOFF			PWR			ON/OFF reset signal
33	VDD			PWR			Core Logic PWR
34	VD15			PWR			1.5V DCDC feedback
35	NGND			GND			GND
36	LXVDD			PWR			DCDC Output
37	BAT			PWR			Battery Voltage input.
38	SYSPWR			PWR			System PWR
39	DC5V			PWR			5.0V Voltage
40	GPIOB0	GPIOB0	GPIOBO/LRADC1/REMO TE	DIO/ AI	2/4/6/8/10/1 2/14/16mA	Z	BitO of General purpose I/O portB
41	GPIOA7	LED_COM7	GPIOA7/LED_COM7/E M_CEB4/LCD_SEG1/SIR Q1/PWM0/FMCLKOUT/ MEJ_TRST/DEJ_RTCK	DIO	LED_COM:24 mA;2/4/6/8/ 18/20/22/24 mA	Z	Bit7 of General purpose I/O portA
42	VCC			PWR			Digital IO PWR
43	SVCC			PWR			PWR for standby
44	VRDA			PWR			AUDIO power
45	VREFI			PWR			Reference voltage input
46	AVCC			PWR			Analog IO PWR
47	AGND			GND			Analog GND



48	AUX1R		AUX1R/SIO5	AI/DI O	SIO:5mA		Linein/FM right channel input1
49	AUX1L		AUX1L/SIO4	AI/DI O	SIO:5mA		Linein/FM left channel input1
50	AUXOR		AUX0R/SIO3	SIO3	SIO:5mA		Linein/FM right channel input0
51	AUX0L		AUX0L/SIO2	AI/DI O	SIO:5mA		Linein/FM left channel input0
52	MICINR	MICINR	MICINR/MICINRN/DMI CDAT/SIO1	AI/AI /DI/D IO	SIO:5mA		MIC right channel input
53	MICINL	MICINL	MICINL/MICINLP/DMIC CLK/SIO0	AI/AI /DO/ DIO	SIO:5mA		MIC left channel input
54	VRO	VRO	VRO/I2S_LRCLK/SIO7/A OUTLN	AO/D IO/DI O	2/4/6/8/10/1 2/14/16mA		Direct drive circuit reference voltage
55	AOUTL	AOUTL	AOUTL/AOUTLP/I2S_BC LK/SIO6	AO/D IO/DI O	2/4/6/8/10/1 2/14/16mA		Left channel output
56	AOUTR	AOUTR	AOUTR/AOUTRP/I2S_M CLK/SIO8	AO/D IO/DI O	2/4/6/8/10/1 2/14/16mA		Right channel output
57	VRO_S	VRO_S	VRO_S/I2S_DOUT/SIO9 /AOUTRN	A0/D O/DI O	2/4/6/8/10/1 2/14/16mA		Direct drive circuit reference voltage
58	PAGND			GND			GND for PA
59	DM			DIO			USB Data minus
60	DP			DIO			USB Data plus
61	vcc			PWR			Digital IO PWR
62	GPIOA17	SD_CLK0	GPIOA17/SD_CLK0/UAR T_TX1/LCD_SEG15/SPI1 _SCLK/MEJ_TCK	DIO	2/4/6/8/10/1 2/14/16mA	L	Bit17 of General purpose I/O portA
63	GPIOA20	SD_DAT0	GPIOA20/SD_DAT0/EM _D8/LCD_D8/LCD_SEG1 0/PWM2/SPI1_MISO/M EJ_TDI	DIO	2/4/6/8/10/1 2/14/16mA	Z	Bit20 of General purpose I/O portA
64	GPIOB7	LCD_SEG28	GPIOB7/DEJ_TMS/LCD_ SEG28/PWM0/I2S_DOU T/I2S_DIN/TK1	DIO	2/4/6/8/10/1 2/14/16mA	Н	Bit7 of General purpose



							I/O portB
65	GPIOB8	LCD_SEG29	GPIOB8/DEJ_TCK/LCD_ SEG29/PWM1/I2S_BCL K/TK2	DIO	2/4/6/8/10/1 2/14/16mA	Н	Bit8 of General purpose I/O portB
66	GPIOB9	LCD_SEG30	GPIOB9/DEJ_TDI/LCD_S EG30/PWM2/I2S_MCLK /TK3	DIO	2/4/6/8/10/1 2/14/16mA	Н	Bit9 of General purpose I/O portB
67	GPIOA5	LED_COM5	GPIOA5/LED_COM5/E M_CEB2/LCD_COM5/P WM3/TK5	DIO	LED_COM:24 mA;2/4/6/8/ 18/20/22/24 mA	Z	Bit5 of General purpose I/O portA
68	GPIOA21	SD_DAT1	GPIOA21/SD_DAT1/EM _D9/LCD_D9/LCD_SEG1 1/UART_RX1/PWM0/SP I1_MOSI/TEMPADC/TK 0/MEJ_TRST	DIO	2/4/6/8/10/1 2/14/16mA	Z	Bit21 of General purpose I/O portA

Note: H: high level; L:low level; Z: high resistance



# 2 Bluetooth

- Support Bluetooth V4.2
- Compatible with Bluetooth V4.1/ V4.1 LE/ V4.0/ V3.0/ V2.1 + EDR systems
- Supports all packet types in basic rate and enhanced data rate
- Supports SCO/eSCO link
- Supports Secure Simple Pairing
- Supports Low Power Mode (Sniff / Sniff Sub-rating / Hold / Park)
- Bluetooth Dual Mode support: Simultaneous LE and BR / EDR
- Supports multiple Low Energy states
- Fast AGC control to improve receiving dynamic range
- Supports AFH to dynamically detect channel quality to improve transmission quality
- Integrated Class1, Class2, and Class 3 PA
- Supports Power / Enhanced Power Control
- Integrated 32K oscillator for power management

#### **Performance**

- Bluetooth transmitting power: -20dBm~10dBm
- Bluetooth receiving sensitivity: -93dBm

# 3 Processor Core

- 104MHz MIPS32 processor Core
- 32-bit Address and Data Paths
- MIPS32-Compatible Instruction Set
- MIPS32 Enhanced Architecture (Release 2) Features
- MIPS16e<sup>™</sup> Code Compression
- Enhanced JTAG (EJTAG) Controller

### 4 DSP Core

#### Audio Configuration Features set

- High code compactness
- All instructions can be conditional
  - Conditional execution
  - Reduces cycle count and code size on control and overhead code
- Computational units:
  - > One 32-bit x 32-bit Multiply-and-Accumulate (MAC) using 72-bit product
  - One 32-bit x 16-bit MAC using 72-bit product
  - One 32-bit x 32-bit MAC unit with automatic scaling
  - One 32-bit x 16-bit MAC unit with automatic scaling
  - One 36-bit arithmetic unit
  - > One 36-bit logical unit
  - > One 36-bit bit-manipulation unit, including a full barrel shifter and an exponent unit
  - Four 36-bit accumulators
  - > Fully programmable product post-shifter for product scaling
- 32-bit Scalar (SC) unit for integer operations
- Unaligned memory access for load and store operations



# 5 Memory Controller

- Full synchronous design with operation clock rate up to 104MHz.
- It is accessible for all the RAM blocks through DMA0/1/2/3/4/5
- It is accessible for all the RAM blocks through DSP's data bus and program bus.
- It is accessible for all the RAM and ROM block through MIPS' data bus and program bus.
- The hardware code replace mechanism can fix up to 4 instructions at the same time.
- The page miss control mechanism can support 22 different pages at the same time.

# 6 DMA Controller

### 6.1 Features

- DMA transmission is independent with the CPU and DSP.
- Support for memory-to-memory, memory-to-peripheral, peripheral-to-memory, CARD-to-USB, and USB-to-CARD transmission.
- 6-channel DMA
  - > 5-channel ordinary DMA, including DMA0, DMA1, DMA2, DMA3, and DMA4, supports for transmission in burst 8 mode.
  - ➤ 1-channel special DMA (DMA5), supports for transmission in single mode.
  - Only one of the six DMA channels can transfer data at the same time.
- DMA0/DMA1/DMA2/DMA3/DMA4 transmission can be triggered on the occurrence of selected events as following:
  - SPI TX DRQ
  - SPI RX DRQ
  - UART TX DRQ
  - UART RX DRQ
  - USB DRQ
  - ADC DRQ
  - ➢ SD/MMC DRQ
  - DAC DRQ
  - LCD DRQ
  - > I2S TX DRQ
  - I2S RX DRQ
  - SPDIF TX DRQ
- DMA5 transmission can only be triggered by UART RX DRQ.
- Each channel can send two interrupts to the CPU on completion of certain operational events as following:
  - DMA5HFIP
  - DMA4HFIP
  - DMA3HFIP
  - DMA2HFIP
  - DMA1HFIP
  - DMA0HFIP
  - DMA5TCIP
  - > DMA4TCIP
  - DMA3TCIP
  - DMA2TCIP



- **DMA1TCIP**
- **DMA0TCIP**
- Transmission width includes 8-bit, 16-bit, 24-bit, 32-bit, and 64-bit, which is determined by DMA transmission type as following:
  - 8-bit: SPI, UART, ADC, DAC, I2S, and SPDIF
  - 16-bit: ADC, DAC, LCD, I2S, and SPDIF
  - 24-bit: ADC, DAC, I2S and SPDIF
  - 32-bit: memory, SPI, USB, and SD/MMC
  - 64-bit: memory

#### **Memory and Peripheral Access Description 6.2**

# 6.2.1 Access Peripheral FIFO

The peripherals that can be accessed by DMA are shown as following:

Table 6-1 Accessible Peripherals FIFO for DMA

indice of Extension Confinencials o for Extension				
FIFO Type	FIFO Width			
SPI TX FIFO	32			
SPI RX FIFO	32			
UART TX FIFO	8			
UART RX FIFO	8			
USB FIFO	32			
SD/MMC FIFO	32			
LCD FIFO	16			
I2S TX/DAC/SPDIF TX FIFO0	24			
I2S TX/DAC/SPDIF TX FIFO1	24			
I2S RX/ADC FIFO	24			

# 6.2.2 DMA channel priority

The DMA can access the memory block, once the DMA obtains a highest priority and the DMA channel occupies the DMA bus according to the following internal priority table of DMA channels. The possible combinations of priority of each DMA channel are listed below:

Table 6-2 Priority of Each DMA Channel

radic of 2 months, of 2 min channel							
Priority Channel Combinations	Priority0 (highest)	Priority1	Priorit2	Priority3	Priority4	Priority5 (lowest)	
0	DMA5	DMA0	DMA1	DMA2	DMA3	DMA4	
1	DMA0	DMA5	DMA1	DMA2	DMA3	DMA4	
2	DMA0	DMA1	DMA5	DMA2	DMA3	DMA4	
3	DMA0	DMA1	DMA2	DMA5	DMA3	DMA4	
4	DMA0	DMA1	DMA2	DMA3	DMA5	DMA4	
5	DMA0	DMA1	DMA2	DMA4	DMA4	DMA5	

#### 6.3 **DMA Register List**

Table 6-3 DMA Control Group Base Address

Name	Physical Base Address	KSEG1 Base Address
DMAController	0xC00C0000	0xC00C0000

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.

Page 10



Table 6-4 DMA Controller Register List

Offset	Register Name	Description
0x00000000	DMAPriority	DMA priority register
0x00000000	DMAIP	DMA interrupt pending register
0x00000004	DMAIE	DMA interrupt perioding register  DMA interrupt enable register
0x00000008	DMA0CTL	DMA0 control register
0x00000010	DMA0SADDR0	DMA0 source address register 0
0x00000014 0x00000018	DMA0SADDR0	DMA0 source address register 1
0x00000018	DMA0DADDR0	
0x0000001C	DMA0DADDR0  DMA0DADDR1	DMA0 destination address register 0  DMA0 destination address register 1
0x00000020	DMA0FrameLen	DMA0 destination address register 1  DMA0 frame length register
0x00000024 0x00000028		
0x00000028	DMA1CTL	DMA1 course address register 0
	DMA1SADDR0	DMA1 source address register 0
0x00000030	DMA1SADDR1	DMA1 destination address register 0
0x00000034	DMA1DADDR0	DMA1 destination address register 0
0x00000038	DMA1DADDR1	DMA1 destination address register 1
0x0000003C	DMA1FrameLen	DMA1 frame length register
0x00000040	DMA2CTL	DMA2 control register
0x00000044	DMA2SADDR0	DMA2 source address register 0
0x00000048	DMA2SADDR1	DMA2 source address register 1
0x0000004C	DMA2DADDR0	DMA2 destination address register 0
0x00000050	DMA2DADDR1	DMA2 destination address register 1
0x00000054	DMA2FrameLen	DMA2 frame length register
0x00000058	DMA3CTL	DMA3 control register
0x0000005C	DMA3SADDR0	DMA3 source address register 0
0x00000060	DMA3SADDR1	DMA3 source address register 1
0x00000064	DMA3DADDR0	DMA3 destination address register 0
0x00000068	DMA3DADDR1	DMA3 destination address register 1
0x0000006C	DMA3FrameLen	DMA3 frame length register
0x00000070	DMA4CTL	DMA4 control register
0x00000074	DMA4SADDR0	DMA4 source address register 0
0x00000078	DMA4SADDR1	DMA4 source address register 1
0x0000007C	DMA4DADDR0	DMA4 destination address register 0
0x00000080	DMA4DADDR1	DMA4 destination address register 1
0x00000084	DMA4FrameLen	DMA4 frame length register
0x00000088	DMA5CTL	DMA5 control register
0x0000008C	DMA5DADDR	DMA5 destination address register
0x00000090	DMA5FrameLen	DMA5 frame length register
0x00000094	DMA5CONT	DMA5 counter register

# 6.4 DMA Register Description

# 6.4.1 DMAPriority

### **DMAPriority (DMA Priority Register, offset = 0x00000000)**

Bits	Name	Description	Access	Reset
31:3	-	Reserved	-	-
		DMA Priority table :		
2:0	PRIORITYTAB	5'd0:DMA5>DMA0>DMA1>DMA2>DMA3>DMA4	RW	0x0
		5'd1:DMA0>DMA5>DMA1>DMA2>DMA3>DMA4		

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



5'd2:DMA0>DMA1>DMA5>DMA2>DMA3>DMA4	
5'd3:DMA0>DMA1>DMA2>DMA5>DMA3>DMA4	
5'd4:DMA0>DMA1>DMA2>DMA3>DMA5>DMA4	
5'd5:DMA0>DMA1>DMA2>DMA3>DMA4>DMA5	
Others:DMA5>DMA0>DMA1>DMA2>DMA3>DMA4	

# **6.4.2 DMAIP**

# **DMAIP (DMA Interrupt Pending Register, offset = 0x00000004)**

Bits	Name	Description	Access	Reset
31:14	-	Reserved	-	-
13	DMA5HFIP	DMA5 Half Transmission IRQ Pending This bit can be written '1' to clear. (1)	RW	0x0
12	DMA4HFIP	DMA4 Half Transmission IRQ Pending This bit can be written '1' to clear. (1)	RW	0x0
11	DMA3HFIP	DMA3 Half Transmission IRQ Pending This bit can be written '1' to clear. (1)	RW	0x0
10	DMA2HFIP	DMA2 Half Transmission IRQ Pending This bit can be written '1' to clear. (1)	RW	0x0
9	DMA1HFIP	DMA1 Half Transmission IRQ Pending This bit can be written '1' to clear. (1)	RW	0x0
8	DMA0HFIP	DMA0 Half Transmission IRQ Pending This bit can be written '1' to clear. (1)	RW	0x0
7:6	-	Reserved	-	-
5	DMA5TCIP	DMA5 Transmission Complete IRQ Pending This bit can be written '1' to clear.	RW	0x0
4	DMA4TCIP	DMA4 Transmission Complete IRQ Pending This bit can be written '1' to clear.	RW	0x0
3	DMA3TCIP	DMA3 Transmission Complete IRQ Pending This bit can be written '1' to clear.	RW	0x0
2	DMA2TCIP	DMA2 Transmission Complete IRQ Pending This bit can be written '1' to clear.	RW	0x0
1	DMA1TCIP	DMA1 Transmission Complete IRQ Pending This bit can be written '1' to clear.	RW	0x0
0	DMA0TCIP	DMA0 Transmission Complete IRQ Pending This bit can be written '1' to clear.	RW	0x0

# **6.4.3 DMAIE**

# DMAIE (DMA Interrupt Enable Register, offset = 0x00000008)

Bits	Name	Description	Access	Reset
31:14	-	Reserved	=	-
13	DMA5HFIE	DMA5 Half Transmission Complete IRQ enable: 0: Disable Half Transmission Complete interrupt; 1: Enable Half Transmission Complete interrupt.	RW	0x0
12	DMA4HFIE	DMA4 Half Transmission Complete IRQ enable: 0: Disable Half Transmission Complete interrupt; 1: Enable Half Transmission Complete interrupt.	RW	0x0
11	DMA3HFIE	DMA3 Half Transmission Complete IRQ enable: 0: Disable Half Transmission Complete interrupt; 1: Enable Half Transmission Complete interrupt.	RW	0x0



		DNAA2 Half Transmission Complete IDO analyla		
10	DNAAQUELE	DMA2 Half Transmission Complete IRQ enable:	DVA	00
10	DMA2HFIE	0: Disable Half Transmission Complete interrupt;	RW	0x0
		1: Enable Half Transmission Complete interrupt.		
		DMA1 Half Transmission Complete IRQ enable:		
9	DMA1HFIE	0: Disable Half Transmission Complete interrupt;	RW	0x0
		1: Enable Half Transmission Complete interrupt.		
		DMA0 Half Transmission Complete IRQ enable:		
8	DMA0HFIE	0: Disable Half Transmission Complete interrupt;	RW	0x0
		1: Enable Half Transmission Complete interrupt.		
6:7	-	Reserved	-	-
		DMA5 Transmission Complete IRQ Enable:		
5	DMA5TCIE	0: disable DMA5 Transmission Complete interrupt	RW	0x0
		1: enable DMA5 Transmission Complete interrupt		
		DMA4 Transmission Complete IRQ Enable:		
4	DMA4TCIE	0: disable DMA4 Transmission Complete interrupt	RW	0x0
		1: enable DMA4 Transmission Complete interrupt		
		DMA3 Transmission Complete IRQ Enable:		
3	DMA3TCIE	0: disable DMA3 Transmission Complete interrupt	RW	0x0
		1: enable DMA3 Transmission Complete interrupt		
		DMA2 Transmission Complete IRQ Enable:		
2	DMA2TCIE	0: disable DMA2 Transmission Complete interrupt	RW	0x0
		1: enable DMA2 Transmission Complete interrupt		
		DMA1 Transmission Complete IRQ Enable:		
1	DMA1TCIE	0: disable DMA1 Transmission Complete interrupt	RW	0x0
		1: enable DMA1 Transmission Complete interrupt		
		DMA0 Transmission Complete IRQ Enable:		
0	DMA0TCIE	0: disable DMA0 Transmission Complete interrupt	RW	0x0
		1: enable DMA0 Transmission Complete interrupt		

# **6.4.4 DMA0CTL**

# DMA0CTL (DMA0 control Register, offset = 0x00000010)

Bits	Name	Description	Access	Reset
31:17	-	Reserved	-	-
16	AUDIOTYPE	The method of audio data stored of DMA-ADC, DMA-DAC, DMA-I2S transmission: 0: interleaved stored in the memory 1: separated stored in the memory	RW	0x0
15:14	DATAWIDTH	The data width to write to DAC/I2S TX or read from ADC/I2S TX FIFO:  00: 8bit  01: 16bit  10: 24bit  11: reserved  The data width to write to SPI TX FIFO or read from SPI RX FIFO:  00: 8bit  01: reserved  10: reserved  11: 32bit	RW	0x0
13:12	-	Reserved	-	-
11:8	DSTTYPE	Destination type:	RW	0x0

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



		4'h0000; momony	1	
		4'b0000: memory		
		4'b0010: SPI <b>0</b> TX FIFO		
		4'b0011: UARTO TX FIFO		
		4'b0100: USB FIFO		
		4'b0110: SD/MMC FIFO		
		4'b0111: LCD FIFO		
		4'b1001: UART1 TX FIFO		
		4'b1011: I2S TX/DAC/SPDIF TX FIFO0		
		4'b1100: I2S TX/DAC/SPDIF TX FIFO1		
		4'b1111: SPI1 TX FIFO		
		Others: Reserved		
		Source type:		
		4'b0000: memory		
		4'b0010: SPI <b>0</b> RX FIFO		
		4'b0011: UARTO RX FIFO		
		4'b0100: USB FIFO		
7:4	SRCTYPE	4'b0110: SD/MMC FIFO	RW	0x0
		4'b1001: UART1 RX FIFO		
		4'b1011:I2S RX/ADC FIFO		
		4'b1100: reserved		
		4'b1111: SPI1 RX FIFO		
		Others: Reserved		
3:2	-	Reserved	=	=
		Reload the DMA controller registers and start DMA	L	
1	reload	transmission after current DMA transmission is complete:	RW	0x0
1	Teloau	0: disable reload mode	IVV	UXU
		1: enable reload mode		
		DMA0 start bit:		
		A low-to-high conversion of this bit will lead to load source		
		address, destination address, destination step size, source		
	DA A A OCTA ST	step size, transfer type, burst length, DRQ type, and data	DVA	0.0
0	DMA0START	width to the DMA controller. This bit will be automatically	KW	0x0
		cleared by the DMA0 controller if the DMA0 transmission		
		is complete or DMA0 transmission error occurs.		
		This bit can be written '0' to abort DMA0 transmission.		
			1	l .

### 6.4.5 DMA0SADDR0

### DMA0SADDR0 (DMA0 Source Address Register 0, offset = 0x00000014)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	-
17:0	DMA0SADDR0	The source address 0 of DMA0 transmission. The bit[0] is no effect if data width is 16-bit. The bit[1:0] is no effect if data width is 24-bit or 32-bit.	RW	0x0

# 6.4.6 DMA0SADDR1

# DMA0SADDR1 (DMA0 Source Address Register 1, offset = 0x00000018)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	-
17:0	DMA0SADDR1	The source address 1 of DMA0 transmission.	RW	0x0

Version 1.6 Page 14

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



The bit[0] is no effect if data width is 16-bit.	
The bit[1:0] is no effect if data width is 24-bit or 32-bit.	

### 6.4.7 DMA0DADDR0

### DMA0DADDR0 (DMA0 Destination Address Register 0, offset = 0x0000001C)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	=
		The destination address 0 of DMA0 transmission.		
17:0	DMA0DADDR0	The bit[0] is no effect if data width is 16-bit.	RW	0x0
		The bit[1:0] is no effect if data width is 24-bit or 32-bit.		

# 6.4.8 DMA0DADDR1

### DMA0DADDR1 (DMA0 Destination Address Register 1, offset = 0x00000020)

Bits	Name	Description	Access	Reset
31:18	=	Reserved	-	-
		The destination address 1 of DMA0 transmission.		- 0x0
17:0	DMA0DADDR1	The bit[0] is no effect if data width is 16-bit.	RW	0x0
		The bit[1:0] is no effect if data width is 24-bit or 32-bit.		

### 6.4.9 DMA0FrameLen

### DMA0FrameLen (DMA0 Frame Length Register 1, offset = 0x00000024)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	-
17:0	DMA0FrameLen	The frame length of DMA0 transmission.  If DSTTYPE is I2S TX (DAC/SPDIF TX) FIFO or LCD FIFO, the value of DMA0FrameLen is equal to the times that DMA writes FIFO.  If SRCTYPE is I2S RX (ADC) FIFO, the value of DMA0FrameLen is equal to the times that DMA reads FIFO.  If other DSTTYPE or SRCTYPE, the value of DMA0FrameLen is equal to the number of bytes transferred by DMA.	RW	0x0

# 6.4.10 DMA1CTL

### DMA1CTL (DMA1 control Register, offset = 0x00000028)

Bits	Name	Description	Access	Reset
31:17	-	Reserved	-	-
16	AUDIOTYPE	The method of audio data stored of DMA-ADC/ DMA-DAC/ DMA-I2S transmission: 0: interleaved stored in the memory 1: separated stored in the memory		0x0
15:14	DATAWIDTH	The data width to write DAC/I2S TX FIFO or read from ADC/I2S TX FIFO: 00: 8bit 01: 16bit 10: 24 bit		0x0

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



	-			
		11: reserved		
		The data width to write SPI TX FIFO or read from SPI RX		
		FIFO:		
		00: 8bit		
		01: reserved		
		10: reserved		
		11: 32bit		
13:12	-	Reserved	-	-
		Destination type:		
		4'b0000: memory		
		4'b0010: SPI <b>0</b> TX FIFO		
		4'b0011: UARTO TX FIFO		
		4'b0100: USB FIFO		
l		4'b0110: SD/MMC FIFO		0x0
11:8	DSTTYPE	4'b0111: LCD FIFO	RW	0x0
	4'b1001: UART1 TX FIFO 4'b1011: I2S TX/DAC/SPDIF TX FIFO0			
		4'b1100: I2S TX/DAC/SPDIF TX FIFO1		
		4'b1111: SPI1 TX FIFO		
		Others: Reserved		
		Source type:		
		4'b0000: memory		
		4'b0010: SPI <b>0</b> RX FIFO		
		4'b0011: UARTO RX FIFO		
		4'b0100: USB FIFO		
7:4	SRCTYPE	4'b0110: SD/MMC FIFO	RW	0x0
		4'b1001: UART1 RX FIFO		
		4'b1011:12S RX/ADC FIFO		
		4'b1111: SPI1 RX FIFO		
		Others: Reserved		
3:2	_	Reserved	_	_
5.2		Reload the DMA controller registers and start DMA		
		transmission after current DMA transmission is complete:		
1	RELOAD	0: disable reload mode	RW	0x0
		1: enable reload mode		
		DMA1 start bit:		
		A low-to-high conversion of this bit will lead to load source		
		address, destination address, destination step size, source		
		ctan size transfer type hurst length DPO type and data		
0	DMA1START	step size, transfer type, burst length, DRQ type, and data	RW	0x0
		width to the DMA controller. This bit will be automatically		
		cleared by the DMA1 controller if the DMA1 transmission		
		is complete or DMA1 transmission error occurs.		
		This bit can be written '0' to abort DMA1 transmission.		

# **6.4.11 DMA1SADDR0**

# DMA1SADDR0 (DMA1 Source Address Register 0, offset = 0x0000002C)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	=.	_
17:0	DMA1SADDR0	The source address 0 of DMA1 transmission. The bit[0] is no effect if data width is 16-bit. The bit[1:0] is no effect if data width is 24-bit or 32-bit.	RW	0x0

Version 1.6 Page 16

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



### **6.4.12 DMA1SADDR1**

### DMA1SADDR1 (DMA1 Source Address Register 1, offset = 0x00000030)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	=	-
17:0		The source address 1 of DMA1 transmission. The bit[0] is no effect if data width is 16-bit.	RW	0x0
		The bit[1:0] is no effect if data width is 24-bit or 32-bit.		

### **6.4.13 DMA1DADDR0**

### DMA1DADDR0 (DMA1 Destination Address Register 0, offset = 0x00000034)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	-
17:0	DMA1DADDR0	The destination address 0 of DMA1 transmission. The bit[0] is no effect if data width is 16-bit. The bit[1:0] is no effect if data width is 24-bit or 32-bit.	RW	0x0

### **6.4.14 DMA1DADDR1**

#### DMA1DADDR1 (DMA1 Destination Address Register 1, offset = 0x00000038)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	-
		The destination address 1 of DMA1 transmission.		- 0x0
17:0	DMA1DADDR1	The bit[0] is no effect if data width is 16-bit.	RW	0x0
		The bit[1:0] is no effect if data width is 24-bit or 32-bit.		

### 6.4.15 DMA1FrameLen

### DMA1FrameLen (DMA1 Frame Length Register 1, offset = 0x0000003c)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	-
17:0	DMA1FrameLen	The frame length of DMA1 transmission.  If DSTTYPE is I2S TX (DAC/SPDIF TX) FIFO or LCD FIFO, the value of DMA1FrameLen is equal to the times that DMA writes FIFO.  If SRCTYPE is I2S RX (ADC) FIFO or, the value of DMA1FrameLen is equal to the times that DMA reads FIFO.  If other DSTTYPE or SRCTYPE, the value of DM1FrameLen is equal to the number of bytes transferred by DMA.	RW	0x0

### 6.4.16 DMA2CTL

### DMA2CTL (DMA2 control Register, offset = 0x00000040)

Bits	Name	Description	Access	Reset
31:17	-	Reserved	ı	=
16	AUDIOTYPE	The method of audio data stored of DMA-ADC/DMA-DAC/DMA-I2S transmission:	RW	0x0



	ACCIONS			Datasneet
		0: interleaved stored in the memory		
		1: separated stored in the memory		
		The data width to write DAC/I2S TX FIFO or read from		
		ADC/I2S TX FIFO:		
		00: 8bit		
		01: 16bit		
		10: 24bit		
		11: reserved		
15:14	DATAWIDTH	The data width to write SPI TX FIFO or read from SPI RX	RW	0x0
		FIFO:		
		00: 8bit		
		01: reserved		
		10: reserved		
12.12		11: 32bit		
13:12	-	Reserved	-	-
		Destination type:		
		4'b0000: memory		
		4'b0010: SPI0 TX FIFO		
		4'b0011: UARTO TX FIFO		
		4'b0100: USB FIFO		
11:8	DSTTYPE	4'b0110: SD/MMC FIFO	RW	0x0
11.0		4'b0111: LCD FIFO		OAG
		4'b1001: UART1 TX FIFO		
		4'b1011: I2S TX/DAC/SPDIF TX FIFO0		
		4'b1100: I2S TX/DAC/SPDIF TX FIFO1		
		4'b1111: SPI1 TX FIFO		
		Others: Reserved		
		Source type:		
		4'b0000: memory		
		4'b0010: SPI0 RX FIFO		
		4'b0011: UARTO RX FIFO		
	SD 0771/D5	4'b0100: USB FIFO	514	
7:4	SRCTYPE	4'b0110: SD/MMC FIFO	RW	0x0
		4'b1001: UART1 RX FIFO		
		4'b1011:I2S RX/ADC FIFO		
		4'b1111: SPI1 RX FIFO		
		Others: Reserved		
3:2	-	Reserved	_	-
		Reload the DMA controller registers and start DMA		
		transmission after current DMA transmission is complete:		
1	RELOAD	0: disable reload mode	RW	0x0
		1: enable reload mode		
		DMA2 start bit:		1
		A low-to-high conversion of this bit will lead to load source		
		address, destination address, destination step size, source		
0	DMA2START	step size, transfer type, burst length, DRQ type, and data	RW	0x0
		width to the DMA controller. This bit will be automatically		
		cleared by the DMA2 controller if the DMA2 transmission		
		is complete or DMA2 transmission error occurs.		
		This bit can be written '0' to abort DMA2 transmission.		



### **6.4.17 DMA2SADDRO**

### DMA2SADDR0 (DMA2 Source Address Register 0, offset = 0x00000044)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	=	=
17:0		The source address 0 of DMA2 transmission. The bit[0] is no effect if data width is 16-bit.	RW	0x0
		The bit[1:0] is no effect if data width is 24-bit or 32-bit.		

### **6.4.18 DMA2SADDR1**

### DMA2SADDR1 (DMA2 Source Address Register 1, offset = 0x00000048)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	-
17:0		The source address 1 of DMA2 transmission. The bit[0] is no effect if data width is 16-bit. The bit[1:0] is no effect if data width is 24-bit or 32-bit.	RW	0x0

### **6.4.19 DMA2DADDR0**

#### DMA2DADDR0 (DMA2 Destination Address Register 0, offset = 0x0000004C)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	-
		The destination address 0 of DMA2 transmission.		
17:0	DMA2DADDR0	The bit[0] is no effect if data width is 16-bit.	RW	0x0
		The bit[1:0] is no effect if data width is 24-bit or 32-bit.		

### **6.4.20 DMA2DADDR1**

### DMA2DADDR1 (DMA2 Destination Address Register 1, offset = 0x00000050)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	-
17:0	DMA2DADDR1	The destination address 1 of DMA2 transmission. The bit[0] is no effect if data width is 16-bit. The bit[1:0] is no effect if data width is 24-bit or 32-bit.	RW	0x0

### 6.4.21 DMA2FrameLen

# DMA2FrameLen (DMA2 Frame Length Register 1, offset = 0x00000054)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	-
17:0	DMA2FrameLen	The frame length of DMA2 transmission.  If DSTTYPE is I2S TX (DAC/SPDIF TX) FIFO or LCD FIFO, the value of DMA2FrameLen is equal to the times that DMA writes FIFO.  If SRCTYPE is I2S RX (ADC) FIFO or, the value of DMA2FrameLen is equal to the times that DMA reads FIFO.  If other DSTTYPE or SRCTYPE, the value of DMA2FrameLen	RW	0x0



is equal to the number of bytes transferred by DMA.

# 6.4.22 DMA3CTL

# DMA3CTL (DMA3 control Register, offset = 0x00000058)

Bits	Name	Description	Access	Reset
31:17	-	Reserved	-	-
		The method of audio data stored of DMA-ADC/		1
		DMA-DAC/DMA-I2S transmission:		
16	AUDIOTYPE	0: interleaved stored in the memory	RW	0x0
		1: separated stored in the memory		
		The data width to write DAC/I2S TX FIFO or read from		
		ADC/I2S TX FIFO:		
		00: 8bit		
		01: 16bit		
		10: 24bit		
15:14 I		11: reserved		
	DATAWIDTH	The data width to write SPI TX FIFO or read from SPI RX	RW	0x0
		FIFO:		
		00: 8bit		
		01: reserved		
		10: reserved		
		11: 32bit		
13:12	-	Reserved	-	-
		Destination type:		
		4'b0000: memory		
		4'b0010: SPI <b>0</b> TX FIFO		
		4'b0011: UARTO TX FIFO		
		4'b0100: USB FIFO		
		4'b0110: SD/MMC FIFO	RW	
11:8	DSTTYPE	4'b0111: LCD FIFO		0x0
		4'b1001: UART1 TX FIFO		
		4'b1011: I2S TX/DAC/SPDIF TX FIFO0		
		4'b1100: I2S TX/DAC/SPDIF TX FIFO1		
		4'b1111: SPI1 TX FIFO		
		Others: Reserved		
		Source type:		
		4'b0000: memory		
		4'b0010: SPI <b>0</b> RX FIFO		
		4'b0011: UARTO RX FIFO		
7.4	CDCTVDE	4'b0100: USB FIFO	DVA	0.40
7:4	SRCTYPE	4'b0110: SD/MMC FIFO	RW	0x0
		4'b1001: UART1 RX FIFO		
		4'b1011:I2S RX/ADC FIFO		
		4'b1111: SPI1 RX FIFO		
		Others: Reserved		
3:2	-	Reserved	-	-
		Reload the DMA controller registers and start DMA		
1	roload	transmission after current DMA transmission is complete:	RW	0.40
1	reload	0: disable reload mode	LVVV	0x0
		1: enable reload mode		
0	DMA3START	DMA3 start bit:	RW	0x0



A low-to-high conversion of this bit will lead to load source
address, destination address, destination step size, source
step size, transfer type, burst length, DRQ type, and data
width to the DMA controller. This bit will be automatically
cleared by the DMA3 controller if the DMA3 transmission
is complete or DMA3 transmission error occurs.
This bit can be written '0' to abort DMA3 transmission.

### **6.4.23 DMA3SADDR0**

### DMA3SADDR0 (DMA3 Source Address Register 0, offset = 0x0000005c)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	=	-
17:0	DMA3SADDR0	The source address 0 of DMA3 transmission. The bit[0] is no effect if data width is 16-bit. The bit[1:0] is no effect if data width is 24-bit or 32-bit.	RW	0x0

### **6.4.24 DMA3SADDR1**

### DMA3SADDR1 (DMA3 Source Address Register 1, offset = 0x00000060)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	-
17:0	DMA3SADDR1	The source address 1 of DMA3 transmission. The DMA3SADDR1[0] is no effect if data size is 16 bit, 24 bit or 32 bit. The DMA3SADDR1[1] is no effect if data size is 24 bit or 32 bit.	RW	0x0

### **6.4.25 DMA3DADDR0**

### DMA3DADDR0 (DMA3 Destination Address Register 0, offset = 0x00000064)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	-
17:0	DMA3DADDR0	The destination address 0 of DMA3 transmission. The bit[0] is no effect if data width is 16-bit. The bit[1:0] is no effect if data width is 24-bit or 32-bit.	RW	0x0

# **6.4.26 DMA3DADDR1**

#### DMA3DADDR1 (DMA3 Destination Address Register 1, offset = 0x00000068)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	-
		The destination address 1 of DMA3 transmission.		
17:0	DMA3DADDR1	The bit[0] is no effect if data width is 16-bit.	RW	0x0
		The bit[1:0] is no effect if data width is 24-bit or 32-bit.		

### 6.4.27 DMA3FrameLen

DMA3FrameLen (DMA3 Frame Length Register 1, offset = 0x0000006c)

Version 1.6 Page 21

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	-
17:0	DMA3FrameLen	The frame length of DMA3 transmission.  If DSTTYPE is I2S TX (DAC) FIFO or LCD FIFO, the value of DMA3FrameLen is equal to the times that DMA writes FIFO.  If SRCTYPE is I2S RX (ADC) FIFO or, the value of DMA3FrameLen is equal to the times that DMA reads FIFO.  If other DSTTYPE or SRCTYPE, the value of DMA3FrameLen is equal to the number of bytes transferred by DMA.	RW	0x0

# **6.4.28 DMA4CTL**

# DMA4CTL (DMA4 control Register, offset = 0x00000070)

Bits	Name	Description	Access	Reset
31:17	-	Reserved	]-	-
16	AUDIOTYPE	The method of audio data stored of DMA-ADC/DMA-DAC/DMA-I2S transmission: 0: interleaved stored in the memory 1: separated stored in the memory	r RW	0x0
15:14	DATAWIDTH	The data width to write DAC/I2S TX or read from ADC/I2S TX FIFO:  00: 8bit  01: 16bit  10: 24bit  11: reserved  The data width to write SPI TX FIFO or read from SPI RX FIFO:  00: 8bit  01: reserved  10: reserved  11: 32bit	D\A/	0x0
13:12	-	Reserved	]-	=
11:8	DSTTYPE	Destination type: 4'b0000: memory 4'b0010: SPI0 TX FIFO 4'b0011: UARTO TX FIFO 4'b0100: USB FIFO 4'b0110: SD/MMC FIFO 4'b0111: LCD FIFO 4'b1001: UART1 TX FIFO 4'b1001: U2S TX/DAC/SPDIF TX FIFO0 4'b1111: SPI1 TX FIFO Others: Reserved	RW	0×0
7:4	SRCTYPE	Source type: 4'b0000: memory 4'b0010: SPIO RX FIFO 4'b0011: UARTO RX FIFO 4'b0100: USB FIFO 4'b0110: SD/MMC FIFO	RW	0×0



				1
		4'b1001: UART1 RX FIFO		
		4'b1011:I2S RX/ADC FIFO		
		4'b1111: SPI1 RX FIFO		
		Others: Reserved		
3:2	=	Reserved	-	-
		Reload the DMA controller registers and start DMA		
1	reload	transmission after current DMA transmission is complete:	RW	- 0x0 0x0
1	Teloau	0: disable reload mode	IVV	
		1: enable reload mode		
		DMA4 start bit:		
		A low-to-high conversion of this bit will lead to load source		
		address, destination address, destination step size, source		
_	DNAA ACTA DT	step size, transfer type, burst length, DRQ type, and data	DVA	0.40
U	DMA4START	width to the DMA controller. This bit will be automatically	KVV	UXU
		cleared by the DMA4 controller if the DMA4 transmission		
		is complete or DMA4 transmission error occurs.		
		This bit can be written '0' to abort DMA4 transmission.		

### **6.4.29 DMA4SADDR0**

### DMA4SADDR0 (DMA4 Source Address Register 0, offset = 0x00000074)

Bits	Name	Description	Access	Reset
31:18	=	Reserved	-	-
		The source address 0 of DMA4 transmission.		
17:0	DMA4SADDR0	The bit[0] is no effect if data width is 16-bit.	RW	0x0
		The bit[1:0] is no effect if data width is 24-bit or 32-bit.		

### **6.4.30 DMA4SADDR1**

### DMA4SADDR1 (DMA4 Source Address Register 1, offset = 0x00000078)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	-
17:0	DMA4SADDR1	The source address 1 of DMA4 transmission. The DMA4SADDR1[0] is no effect if data size is 16 bit, 24 bit or 32 bit. The DMA4SADDR1[1] is no effect if data size is 24 bit or 32 bit.	RW	0x0

### **6.4.31 DMA4DADDR0**

### DMA4DADDR0 (DMA4 Destination Address Register 0, offset = 0x0000007C)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	-
17:0	DMA4DADDR0	The destination address 0 of DMA4 transmission. The bit[0] is no effect if data width is 16-bit.	RW	0x0
		The bit[1:0] is no effect if data width is 24-bit or 32-bit.		

### **6.4.32 DMA4DADDR1**

DMA4DADDR1 (DMA4 Destination Address Register 1, offset = 0x00000080)



Bits	Name	Description	Access	Reset	
31:18	-	Reserved	-	-	
17:0		The destination address 1 of DMA4 transmission.			
	DMA4DADDR1	The bit[0] is no effect if data width is 16-bit.	RW	0x0	
		The bit[1:0] is no effect if data width is 24-bit or 32-bit.			

# 6.4.33 DMA4FrameLen

### DMA4FrameLen (DMA4 Frame Length Register 1, offset = 0x00000084)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	=	-
17:0		The frame length of DMA4 transmission.  If DSTTYPE is I2S TX (DAC/SPDIF TX) FIFO or LCD FIFO, the value of DMA4FrameLen is equal to the times that DMA writes FIFO.  If SRCTYPE is I2S RX (ADC) FIFO or, the value of DMA4FrameLen is equal to the times that DMA reads FIFO.  If other DSTTYPE or SRCTYPE, the value of DMA4FrameLen is equal to the number of bytes transferred by DMA.	RW	0x0

# 6.4.34 DMA5CTL

### DMA5CTL (DMA5 control Register, offset = 0x00000088)

Bits	Name	Description	Access	Reset
31:5	-	Reserved	-	-
		Source type:		
4	SRCTYPE	1'b0: UARTO RX FIFO	RW	0x0
		1'b1: UART1 RX FIFO		
3:2	-	Reserved	-	-
		Reload the DMA controller registers and start DMA		
1	rolood	transmission after current DMA transmission is complete:	RW	0.40
l <sup>1</sup>	reload	0: disable reload mode	KVV	0x0
		1: enable reload mode		
		Special DMA start bit:		
		A low-to-high conversion of this bit will lead to load source		
		address, destination address, destination step size, source		
0	DAAAECTADT	step size, transfer type, burst length, DRQ type, and data	D) A /	00
0	DMA5START	width to the DMA controller. This bit will be automatically	RW	0x0
		cleared by the DMA controller if the DMA transmission is		
		complete or DMA transmission error occurs.		
		This bit can be written '0' to abort DMA transmission.		

### **6.4.35 DMA5DADDR**

### DMA5DADDR (DMA5 Destination Address Register, offset = 0x0000008C)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	-	=
17:0	DMA5DADDR	The destination address of Special DMA transmission.	RW	0x0

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



# 6.4.36 DMA5FrameLen

# DMA5FrameLen (DMA5 Frame Length Register 1, offset = 0x00000090)

Bits	Name	Description	Access	Reset
31:18		Reserved	_	=
17:0	DMA5FrameLen	The value of DMA5FrameLen is equal to the number of	D\A/	- 0x0
17.0	DIVIASI TAMELEM	bytes transferred by Special DMA.	11.00	

# **6.4.37 DMA5CONT**

# DMA5CONT (DMA5 counter register, offset = 0x00000094)

Bits	Name	Description	Access	Reset
31:18	-	Reserved	ľ	-
17:0	11)10/145(()1011	The counter is equal to the number of bytes written to memory by special DMA currently. The counter is cleared automatically by hardware when special DMA transmission is complete.	R	0x0

Page 25

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



### 7 PMU

### 7.1 Features

The ATS2825 integrates a comprehensive power supply system, including the following features:

- Supports Li-lon battery / 5V power supply and Integrate Linear battery charger
- Integrated DC-DC buck converters output 1.5V, which can be switch to LDO mode.
- Linear regulators output VCC, BTVCC, AVCC

## 7.2 Module Description

#### 7.2.1 DC-DC Converter

The DC-DC converter integrated in ATS2825 efficiently scales battery voltage to the required supply voltage. It can work in Pulse Frequency Modulation (PFM) or Pulse Width Modulation (PWM) automatically for different load current.

## **7.2.2** Linear Regulators

The ATS2825 integrates multiple linear regulators; they generate VCC, VDD, AVCC, BTVCC and VD15.

### 7.2.2.1 Regulators Accurate and Maximum Output Current

The output voltages are precisely within  $\pm 2\%$ , providing large currents with a significantly small dropout voltage within  $\pm 5\%$ . Table below shows data of maximum output current.

Block Name	Output Voltage	Load Capacity
VCC	2.7~3.4V	300 mA
VDD	0.8~1.5V	100 mA
VD15	1.0~1.7V	170 mA
BTVCC	2.8~3.5V	100 mA
AVCC	VCC-0.15V	50 mA@98%

Table 7-1 Regulators Maximum Output Current

### 7.2.2.2 Regulators Power Down

If the system is to operate from an external power supply, then the internal linear regulators are powered down automatically.

## 7.2.3 Li-Ion Cell Charger

Some products in the ATS2825 family integrate charging for Li-Ion battery from a 5-V source connected to the DC5V pin. The battery charger is essentially a linear regulator that has current and voltage limits. Charge current is software-programmable within REG[CHG\_CURRENT]. You can enable charger by setting REG[CHGEN]=1.

One can programmatically monitor the battery voltage using the BATADC. The charger has its own voltage limiting that operates independently of the BATADC. But monitoring the battery voltage and



VBUS voltage during the charge might be helpful for reporting the charge progress.

The battery charger is capable of generating a large amount of heat within the ATS2825, especially at currents above 400 mA. The dissipated power can be estimated as: (5V – battery voltage) \* current. At max current (500 mA) and a 3-V battery, the charger can dissipate 1 W.

The TEMPADC can be used to monitor battery temperatures.

The SENSADC is used to monitor the charger and diode's temperature.

## 7.2.4 Reference Voltage

## 7.2.5 A/D Converters

There are 4 low resolutions 7 bit A/Ds for system monitor, the input voltage range of which is 0.7V to 2.2V at TEMPADC pin, 1.4V to 4.4V at VBAT pin, 2.1V to 6.6V at DC5V pin and 0.7V to 2.2V at temp sensor circuit, 0V to SVCC at LRADC1 / LRADC2 / LRADC3 / LRADC4 pin.

$$1LSB = 3.1/(2^7) = 24.22mV$$

When the input voltage is V, the related ADC data  $n = V/(3.1/2^7)$ .

Then the data n is 0x00 related from 0V to 0.02422V, the data n is 0x01 related from 0.02422Vto 0.4844V.

## 7.3 Register List

#### Table 7-2 PMU block base address

Name	Physical Base Address	KSEG1 Base Address
PMU	0xC0020000	0xC0020000

Table 7-3 PMU Block Configuration Registers List

Offset	Register Name	Description	
0x00	VOUT_CTL	VCC/VDD/AVCC voltage set Register	VDD
0x04	MULTI_USED	multi-used set Register	VDD
0x08	VD15_DCDC_CTL	VDD DCDC Modulation/frequency/MAX current set Register	RTCVDD
0x0C	CHG_CTL	Charge enable and current set Register	VDD
0x10	CHG_DET	Charge status detect Register	VDD
0x14	PMUADC_CTL	PMU ADC frequency and enable Register	RTCVDD
0x18	BATADC_DATA	BATADC data Register	VDD
0x1C	TEMPADC_DATA	TEMPADC data Register	VDD
0x20	DC5VADC_DATA	DC5V ADC data Register	VDD
0x24	SENSADC_DATA	Sensor ADC DATA Register	VDD
0x28	LRADC1_DATA	LRADC1 data Register	VDD
0x2C	LRADC2_DATA	LRADC2 data Register	VDD
0x30	LRADC3_DATA	LRADC3 data Register	VDD
0x34	LRADC4_DATA	LRADC4 data Register	VDD
0x38	BDG_ctl	Bandgap enable and voltage set Register	RTCVDD
0x3C	LDO_CTL	LDO SET Register	RTCVDD
0x40	SYSTEM_SET	System set Register	RTCVDD
0x44	POWER_CTL	POWER on/off control Register	RTCVDD
0x48	TIMER_CTL	S3/S3BT MODE auto Play/standby time set	RTCVDD
0x4C	WKEN_CTL	Wake up source select Register	RTCVDD
0x50	WAKE_PD	Wake up source pending	RTCVDD



0x54	ONOFF_KEY	On/off KEY control Register	RTCVDD
0x5C	NFC_CTL	NFC field detect control	RTCVDD
0x64	SPD_CTL	Standby mode power pull down	RTCVDD

# 7.4 Register Description

# **7.4.1 VOUT\_CTL**

Voltage set register (VDD) Default: 0x60048

Offset: 0x00

Bit (s)	Name	Description	Access	Reset
31:20	-	Reserved	-	-
		Touch key offset current enable:		
19	TK_IBIAS	0: disable	RW	0
		1: enable		
		AVDD no capacitor LDO pull down		
18	AVDD_PD	0: no pull down	RW	1
		1: 1mA pull down		
		00 1.0V		
17.16	AVDD VOI	01 1.1V	DVA	02
17:16	AVDD_VOL	10 1.2V	RW	0x2
		11 1.3V		
15	-	Reserved	-	-
		AVCC LDO margin tuning, voltage drop from VCC		
		00 0.15V		
13:12	AVCC_DROP	01 0.20V	RW	00
		10 0.25V		
		11 0.30V		
11:10	-	Reserved	-	-
		VCC LDO Current limit:		
9	VCCOC_SET	0: 400mA	RW	0
		1: 500mA		
		VDD LDO Current limit:		
8	VDDOC_SET	0: 200mA	RW	0
	_	1: 300mA		
7	-	Reserved	-	-
		VCC voltage level select		
		000: 2.7V		
		001: 2.8V		
		010: 2.9V		
6:4	VCC_SET	011: 3.0V	RW	0x4
		100: 3.1V		
		101: 3.2V		
		110: 3.3V		
		111: 3.4V		
		VDD (Regulator) voltage coarse control		
3:0	VDD_SET	0000: 0.80V	D\A/	0x8
3.0	ADD_2E1	0001: 0.85V	RW	UXO
		0010: 0.90V		



0044 0 0514	1
0011: 0.95V	
0100: 1.00V	
0101: 1.05V	
0110: 1.10V	
0111: 1.15V	
1000: 1.20V	
1001: 1.25V	
1010: 1.30V	
1011: 1.35V	
1100: 1.40V	
1101: 1.45V	
1111: 1.50V	

## 7.4.2 MULTI\_USED

Multi use register (VDD) Default: 0x80

Offset: 0x04

Bit (s)	Name	Description	Access	Reset
31:9	-	Reserved	-	-
		USBVDD LDO enable:		
8	UVDD_EN	0: disable	RW	0
		1: enable		
		USBVDD LDO output voltage control:		
		000 1.00		
		001 1.05		
	UVDD_V	010 1.10		
7:5		011 1.15	RW	0x4
		100 1.20		
		101 1.25		
		110 1.30		
		111 reserved		
4:2	-	Reserved	-	-
		Section code screen power enable control bit		
1	SEG_DISP_VCC_EN	0: disable	RW	0
		1: enable		
		Nixie tube constant current enable bit		
0	SEG_LED_EN	0: disable	RW	0
		1: enable		

# 7.4.3 VD15\_DCDC\_CTL

VD15 DCDC set register (RTCVDD) Default: 0x942625

Offset: 0x08

Bit (s)	Name	Description	Access	Reset
29:17	-	Reserved	-	-
		Provide pull down current selection		
		00: disable		
16:15	ANTI_ADUIO	01: 4mA	RW	0
		10: 8mA		
		11: 12mA		
14:13	-	Reserved	-	-
12:11	VD15_MODE_S1	Under S1 state, VD15 using DCDC or LDO mode	RW	0



		switch bit: 00: fixed to LDO 01: fixed to DCDC 10: switch automatically through UVLO signal 11: switch automatically through DC5VOV signal			
9:8	-	Reserved		-	-
3:1	DCDC_FS	DC-DC frequency of 000 001 010 011 100 101 110 111 Adjustable DC-DC current.	Freq.  889KHz (8 / 9)  1MHz  1.4MHz  2MHz  2.6MHz  3MHz  4MHz  4MHZ	RW	0x2
0	-	Reserved		-	-

## 7.4.4 CHG\_CTL

Charging control register (VDD) Default: 0x18013A

### Offset = 0x0C

Bit (s)	Name	Description	Access	Reset
31:21	-	Reserved	-	-
		DC5V overvoltage detection enable bit		
19	DC5VOV_EN	0:disable/ reset	RW	1
		1:enable		
16	-	Reserved	-	-
		Enable Charge Circuit		
15	CHGEN	0:disable	RW	0
		1:enable		
		Trickle charging enable:		
14	ENTKLE	0: disable trickle charge.	RW	0
		1: enable trickle charge.		
		Charger constant charging Current Configure		
		000:25mA		
		001:50mA		
		010:100mA		
13:11	CHG_CURRENT	011:200mA	RW	0
		100:300mA		
		101:400mA		
		110:500mA		
		111:600mA		
		Battery detection enable bit:		
10	ENBATDT	0:disable	RW	0
		1:enable		
		Constant charging voltage setting:		
9:7	ENFASTCHG	000: 4.2V	RW	0x2
		001: 4.23V		



		010: 4.26V		
		011: 4.29V		
		100: 4.32V		
		101: 4.35V		
		110: 4.38V		
		111: 4.41V		
		End-of-charging voltage		
		00: 4.16V		
6:5	STOPV	01 :4.18V	RW	1
		10: 4.32V		
		11: 4.34V		
		DC5V constant loop enable bit:		
4	ENSAMP	0:disable	RW	1
		1:enable		
		Set DC5V steady voltage		
		00 3.81		
3:2	STDY_SET	01 4.0	RW	0x2
		10 4.25		
		11 4.4		
		Auto detection of end-of-charging enable bit		
1	ENCHGATDT	0:disable	RW	1
		1:enable		
		End-of-charging detection time selection:		
0	DTSEL	0: once per 12min	RW	0
		1: once per 20s		

# **7.4.5 CHG\_DET**

Charging detect register (VDD)

### Offset = 0x10

Bit (s)	Name	Description	Access	Reset
31:8	-	Reserved	-	-
		DC5V insertion detection conditions:		
7	UVLO	0: no DC5V is inserted	R	х
		1: DC5V >= BAT+0.1V or BAT+0.02V		
		Charging state flag bit		
		00: reserved		
6:5	CHGPHASE	01: trickle charging phase	R	х
		10: CC charging phase		
		11: CV charging phase		
		Whether Ichg>5%Ichg_reg flag		
4	CHG_STA0	0: lchg<5%lchg_reg	R	х
		1: lchg>5%lchg_reg		
		Whether Ichg>20%Ichg_reg flag		
3	CHG_STA1	0: lchg<20%lchg_reg	R	х
		1: lchg>20%lchg_reg		
		End-of-charging flag		
2	CHGEND	0: in charging	R	х
		1: end-of-charging		
		BAT exsistants flag		
1	BATEXT	0: no battery	R	х
		1: battery is on		



		Battery detection over flag		
0	DTOVER	0: under detection	R	х
		1: detection is over		

#### PMUADC\_CTL 7.4.6

PMUADC Control Register Default: 0xD7

Offset = 0x14

Bit (s)	Name	Description	Access	Reset
31:8	-	Reserved	-	-
		BAT/DC5V/TEMP/SENSOR ADCs Frequency Source		
7	BATADC_FS	Select:	RW	1
,	BAIADC_F3	0: 125HZ	NVV	1
		1: 250HZ		
		LRADC1234 Frequency Source Select:		
6	LRADC_FS	0: 125HZ	RW	1
		1: 250HZ		
		7bit LRADC2/3/4 A/D enable.		
5	LRADC234_EN	0: Disable	RW	0
		1: Enable		
		7bit LRADC1 A/D enable.		
4	LRADC1_EN	0: Disable	RW	1
4		1: Enable		
		TEMP sensor A/D enable		
3	SENSORADC_EN	0: Disable, TEMP sensor circuit and output disable	RW	0
		1: Enable, TEMP sensor circuit and output enable		
		DC5V A/D enable		
2	DC5VADC_EN	0: Disable	RW	1
		1: Enable		
		TEMP A/D enable		
1	TEMPADC_EN	0: Disable	RW	1
		1: Enable		
		Battery A/D enable		
0	BATADC_EN	0: Disable	RW	1
		1: Enable		

#### 7.4.7 BATADC\_DATA

BATADC DATA Register (VDD)

Offset = 0x18

Bit (s)	Name	Description	Access	Reset
15:7	1	Reserved	ı	ı
6:0	BATADC	7bit Voltage ADC, used to detect Battery voltage. Input voltage range is: Li-ion: 1.4-4.4V	R	x

#### TEMPADC\_DATA 7.4.8

TEMPADC DATA Register (VDD)

Offset = 0x1C



Bit (s)	Name	Description	Access	Reset
15:7	-	Reserved	-	-
6:0	TEMPADC	7bit Voltage ADC, used to detect TEMPADC voltage. Input voltage range is: 0.7-2.2V	R	х

## 7.4.9 DC5VADC\_DATA

DC5V ADC DATA Register (VDD)

#### Offset = 0x20

Bit (s)	Name	Description	Access	Reset
15:7	-	Reserved	ı	-
6:0	DC5VADC	7bit Voltage ADC, used to detect DC5V voltage. Input voltage range is: 2.1-6.6V	R	х

## 7.4.10 SENSADC\_DATA

Sensor ADC DATA Register (VDD)

#### Offset = 0x24

Bit (s)	Name	Description	Access	Reset
15:7	-	Reserved	-	1
6:0	SENSADC	7bit Voltage ADC, used to detect TEMPSENSOR voltage.	R	х

### **7.4.11 LRADC1\_DATA**

LRADC1 DATA Register (VDD)

### Offset = 0x28

Bit (s)	Name	Description	Access	Reset
31:7	1	Reserved	ı	-
6:0	LRADC1	7bit LRADC1 data output LRADC1 input voltage range is from 0 to AVCC.	R	х

## **7.4.12 LRADC2\_DATA**

LRADC2 DATA Register (VDD)

#### Offset = 0x2C

Bit (s)	Name	Description	Access	Reset
31:7	-	Reserved	ı	-
6:0	LRADC2	7bit LRADC2 data output	D	v
6:0	LKADCZ	LRADC2 input voltage range is from 0 to AVCC.	R	Х

## **7.4.13 LRADC3\_DATA**

LRADC3 DATA Register (VDD)

### Offset = 0x30

Bit (s)	Name	Description	Access	Reset
31:7	-	Reserved	=	-
6:0	LRADC3	7bit LRADC3 data output. LRADC3 input voltage range is from 0 to AVCC.	R	х



## **7.4.14 LRADC4\_DATA**

LRADC4 DATA Register (VDD)

### Offset = 0x34

Bit (s)	Name	Description	Access	Reset
31:7	=	Reserved	-	-
6:0	LRADC4	7bit LRADC4 data output. LRADC4 input voltage range is from 0 to AVCC.	R	XX
		LNADC4 input voitage range is from 0 to AVCC.		

## 7.4.15 BDG\_CTL

Bandgap Control Register (RTCVDD) Default: 0x2D

### Offset = 0x38

Bit (s)	Name	Description	Access	Reset
31:7	-	Reserved	-	-
		BANDGAP filter Control REG		
		0: BANDGAP has no filter resistor		
6	BDG_FILTER	1: BANDGAP has filter resistor	RW	0
		Notes: Make sure this bit is set to 1 before using		
		DAC/ADC, OR IT WILL CAUSE BIG NOISE!		
		BANDGAP pull down resistor control		
5	BDG_PDR	0: NO pull down resistor	RW	1
		1: have pull down resistor	RW 1	

## 7.4.16 LDO\_CTL

LDO set register (RTCVDD) Default: 0x002AA888

### Offset: 0x3C

Bit (s)	Name	Description	Access	Reset
31:19	-	Reserved	-	-
		VD15 LDO Current limit:		
18	VD15OC_SET	0: 270mA	RW	0
		1: 370mA		
		VD15 DC-DC / Regulator voltage coarse control		
		0000: 1.00V		
		0001: 1.05V		-
		0010: 1.10V		
		0011: 1.15V		
		0100: 1.20V		
		0101: 1.25V		
17:14	VD15_SET	0110: 1.30V	RW	ΟνΔ
17.14	VD13_3E1	0111: 1.35V	'''	OXA
		1000: 1.40V		
		1001: 1.45V		
		1010: 1.50V		0xA
		1011: 1.55V		
		1100: 1.60V		
		1101: 1.65V		
		1111: 1.70V		
13	BTVDD_PD	BTVDD no capacitor LDO pull down	RW	1
13	רט _רט	0: no pull down	11.00	1



		1: 1mA pull down		
		BTVDD enable bit		
12	BTVDD_EN	0: disable	RW	0
		1: enable		
		BTVDD voltage coarse control		
		0000: 0.80V		
		0001: 0.85V		
		0010: 0.90V		
		0011: 0.95V		
		0100: 1.00V		
		0101: 1.05V		
11:8	BTVDD_VOL	0110: 1.10V	RW	0x8
11.0	BIVDD_VOL	0111: 1.15V	INVV	UNO
		1000: 1.20V		
		1001: 1.25V		
		1010: 1.30V		
		1011: 1.35V		
		1100: 1.40V		
		1101: 1.45V		
		1111: 1.50V		
		BTVCC LDO Current limit:		
4	BTVCCOC_SET	0: 200mA	RW	0
		1: 300mA		
		BTVCC voltage level select		
		000: 2.8V		
		001: 2.9V		
		010: 3.0V		
3:1	BTVCC_VOL	011: 3.1V	RW	0x4
		100: 3.2V		
		101: 3.3V		
		110: 3.4V		
		111: 3.5V		
		BTVCC power enable:		
0	BTVCC_EN	0: disable	RW	0
		1: enable		

## **7.4.17 SYSTEM\_SET**

System set Register (RTCVDD) Default: 0x3BF

### Offset = 0x40

Bit (s)	Name	Description	Access	Reset
31:8	-	Reserved	-	-
7	LB_EN	LB (Low battery) enter standby enable: 0: disable 1: enable	RW	1
6:5	LB_VOL	LB (Low battery) voltage setting 00: 2.7V 01: 3.0V 1x: 3.3V	RW	1
4	OC_EN	VCC/VDD/BTVCC/VD15 LDO overcurrent protection enable bit 0: disable	RW	1



		1: enable		
3	LVPRO_EN	VCC/VDD/BTVCC/VD15 undervoltage protection enable 0: disable 1: enable	RW	1

## **7.4.18 POWER\_CTL**

Power source as VCC/VDD/BTVCC/SVCC on/off Control Register (RTCVDD) Default: 0x1

#### Offset = 0x44

Bit (s)	Name	Description	Access	Reset
31:3	-	Reserved	-	-
		EN_S3 enable bit		
2	EN_S3	0:disable	RW	0
		1:enable		
		EN_S3BT enable bit		
1	EN_S3BT	0:disable	RW	0
		1:enable		
		EN_S1 enable bit		
0	EN_S1	0:disable	RW	1
		1:enable		

## **7.4.19 TIMER\_CTL**

System timer set Register (RTCVDD) Default: 0x200000

### Offset = 0x48

Bit (s)	Name	Description	Access	Reset
31:22	-	Reserved	-	-
21	S3_TIMER_EN	S3timer_EN bit 0:Disable 1:Enable	RW	1
20	S3TIMER	S3timer 0: 300ms 1: 1s	RW	0
19:16	-	Reserved	-	-
15	S3BT_ON_EN	S3BT ON timer Enable bit 0:Disable 1:Enable	RW	0
14:8	S3BT_ON_TIMER	S3BT power on by alarm timer 7 bits corresponds to 0~127 mins	RW	0
7:0	-	Reserved	-	-

## 7.4.20 WKEN\_CTL

WAKE up source enable Register (RTCVDD) Default: 0x6FB

### Offset = 0x4C

Bit (s)	Name	Description	Access	Reset
31:11	1	Reserved	II	-
10	BATWK_EN	Battery insert wakeup enable bit 0: disable	RW	1



		1: enable		
		Drive-by-wire wakeup enable bit		
9	REMOTE_WKEN	0: disable	RW	1
		1: enable		
		Toggle switch shields long/short press on play key to		
		wakeup enable release bit		
,	TIDC/W DLOCK	0: Toggle switch turn to OFF will shield long/shot	RW	_
8	HDSW_BLOCK	press on the play key to wake up	KVV	0
		1: Toggle switch do not shield long/short press on the		
		play key to wake up		
		Under S3BT state, toggle switch ON/OFF enable		
7	HDSWOFF_EN	0:disable	RW	1
		1:enable		
		Bluetooth wakeup enable		
5	BT_WK_EN	0:Disable	RW	1
		1:Enable		
		NFC wakeup enable		
4	NFC_WK_EN	0:Disable	RW	1
		1: enable		
		RESET wakeup enable		
3	RESET_WKEN	0:disable	RW	1
		1:enable		
		On off short press wakeup enable		
2	SHORT_WKEN	0:disable	RW	0
		1:enable		
		On off long press wakeup enable		
1	LONG_WKEN	0:disable	RW	1
		1:enable		
		HDSW toggle switch wakeup enable		
0	HDSW_WKEN	0:disable	RW	1
		1:enable		

Note: needs to update code before writing this register.

## **7.4.21 WAKE\_PD**

WAKE up source enable Register (RTCVDD) Default: 0x0

### Offset = 0x50

Bit (s)	Name	Description	Access	Reset
31:9	-	Reserved	-	-
		Battery insert wakeup pending bit		
8	BATIN_PD	0: no battery insert wakeup	RW	0
		1: battery insert wakeup happened		
		Drive-by-wire wakeup pending bit		
7	REMOTE_PD	0: no Drive-by-wire wakeup	RW	0
		1: Drive-by-wire happened		
		Long press on play key pending bit		
6	LONG_PLAY	0: no long press on play key	RW	0
		1: long press on play key happened		
		S3BT_ON timer wakeup indication pending bit		
5	S3BT_TON_PD	0: no S3BT_ON_TIMER wakeup	RW	0
		1: S3BT_ON_TIMER wakeup		
4	HDSWOFF_PD	Toggle switch OFF pending bit	RW	0

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



	0: no toggle switch operation		
			_
HDSWON_PD		RW	0
	1: toggle switch ON operation		
	ONOFF wakeup pending bit		
ONOFF_PD	0: no ONOFF wakeup happened	RW	0
	1: ONOFF wakeup happened		
	NFC Pending		
	0: Interrupt source is not active.		
	1. Interrunt source is active	5,44	0
NFC_PD	· ·	RW	
	interrupt pending.		
	Bluetooth Pending		
	0: Interrupt source is not active.		
DT 00	1: Interrupt source is active.	DIA	
ו פו הח	· ·	KW	0
	,		
	HDSWON_PD ONOFF_PD NFC_PD BT_PD	1: toggle switch OFF operation  Toggle switch ON pending bit 0: no toggle switch operation 1: toggle switch ON operation ONOFF wakeup pending bit 0: no ONOFF wakeup happened 1: ONOFF wakeup happened NFC Pending 0: Interrupt source is not active. 1: Interrupt source is active. Write 1 to this bit to clear this pending bit. This bit must be cleared by software before trigger a new interrupt pending.  Bluetooth Pending 0: Interrupt source is not active. 1: Interrupt source is not active.	1: toggle switch OFF operation  Toggle switch ON pending bit  0: no toggle switch operation  1: toggle switch ON operation  ONOFF wakeup pending bit  0: no ONOFF wakeup happened  1: ONOFF wakeup happened  NFC Pending  0: Interrupt source is not active.  1: Interrupt source is active.  Write 1 to this bit to clear this pending bit. This bit must be cleared by software before trigger a new interrupt pending.  Bluetooth Pending  0: Interrupt source is not active.  1: Interrupt source is not active.  Write 1 to this bit to clear this pending bit. This bit must be cleared by software before trigger a new RW

## 7.4.22 ONOFF\_KEY

ONOFF key control & detect register (RTCVDD) Default: 0x80D8

Offset = 0x54

Bit (s)	Name	Description	Access	Reset
31:11	-	Reserved	=	-
10	RESTART_SET	RESET key function setting 0: reset VDD region registers 1: restart	RW	0
9:7	ONOFF_PRESS_TIME	ONOFF key press time setting:  000: 50ms < t < 0.125s, recognized as short press; t >=0.125s, recognized as long press;  001: 50ms < t < 0.25s, recognized as long press;  010: 50ms < t < 0.5s, recognized as long press;  010: 50ms < t < 0.5s, recognized as long press;  011: 50ms < t < 1s, recognized as long press;  100: 50ms < t < 1s, recognized as short press;  t >=1s, recognized as long press;  100: 50ms < t < 1.5s, recognized as short press;  t >=2s, recognized as long press;  101: 50ms < t < 2s, recognized as short press;  t >=2s, recognized as long press;  110: 50ms < t < 3s, recognized as short press;  t >=3s, recognized as long press;  111: 50ms < t < 4s, recognized as short press;  t >=4s, recognized as long press;	RW	1
6	ONOFF_RST_EN	ONOFF long press reset function enable 0:disable 1:enable	RW	1
5:4	ONOFF_RST_T_SEL	ONOFF long press send Reset time selection 00:6s	RW	1



		01:8s 10:10s 11:12s		
2	HDSWOFF_2_3	ONOFF level 0: not on this level 1: on 2/3 level (digital realization)	R	0
1	HDSWON_1_3	ONOFF level 0: not this level 1: at 1/3 level (digital realization)	R	0
0	ONOFF_PRESS_0	ONOFF key whether pressed down 0:ONOFF not pressed 1:ONOFF is pressed (digital realization)	R	0

## 7.4.23 NFC\_CTL

NFC field detect control Register (RTCVDD) Default: 0x1C

#### Offset = 0x5C

Bit (s)	Name	Description	Access	Reset
31:9	-	Reserved	-	-
8	BT_WAKE_DET	BT_WAKE_HOST signal level flag: 0: signal is low 1: signal is high	R	0
7	NFC_DET	NFC_FD level flag	R	Χ
6	NFCPU_CTL	Pull up resistor selection: 0: disable 1: 50K	RW	0
5:1	-	Reserved	-	-
0	NFCTM_SET	Trigger mode set: 0: when higher than 2/3RTCVDD, trigger interrupt sending and wakeup 1: when lower than 2/3RTCVDD, trigger interrupt sending and wakeup	RW	0

## 7.4.24 SPD\_CTL

Standby power pull down control (RTCVDD) Default: 0x13D

### Offset: 0x64

Bit (s)	Name	Description	Access	Reset
31:9	1	Reserved	ı	-
		Adjusting DC5V generated SYSPOWER voltage		
		00: 3.3V		
8:7	DC5V_SYS_VOL	01: 4.2V	RW	0x2
		10: 4.3V		
		11: 4.4V		



# 8 System Control

### 8.1 RMU

### 8.1.1 Features

The RMU Controller of ATS2825 has following features:

- The RMU (Reset Management Unit) can reset all the peripherals.
- The MCU can enter power-saving mode by setting the registers of RMU .

# 8.1.2 Register List (Digital part)

### Table 8-1 RMU digital part base address

Name	Physical Base Address	KSEG1 Base Address
RMU_DIGITAL	0xC0000000	0xC0000000

#### Table 8-2 RMU digital part register list

Offset	Register Name	Description
0x00000000	MRCR	Module Reset Control Register

## 8.1.3 Register Description

### 8.1.3.1 MRCR

### MRCR (Module Reset Control Register, offset = 0x00000000)

Bit (s)	Name	Description	Access	Reset
31:18	-	Reserved	-	-
		UART1 Controller & IR Reset		
17	UART1RESET	0: reset	RW	0
		1: normal		
		This bit should be reset before USB Reset bit is reset.		
16	USBRESET2	0: reset	RW	0
		1: normal		
15	-	Reserved	-	-
		SEGLCD & SEGLED Controller Reset		
14	SEGLCDRESET	0: reset	RW	0
		1: normal		
		Touch Key Controller Reset		
13	TOUCHKEYRESET	0: reset	RW	0
		1: normal		
		PWM back light Reset		
12	PWM_LIGHT_RESET	0: reset	RW	0
		1: normal		
		DAC & ADC & IIS & SPDIF Reset		
11	AUDIOIORESET	0: reset	RW	0
		1: normal		

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



		SPI Controller 1 Reset		
10	SPI1RESET	0: reset	RW	0
		1: normal		
		USB Reset		
9	USBRESET	0: reset	RW	0
		1: normal		
8	-	Reserved	-	-
		LCD controller Reset		
7	LCDRESET	0: reset	RW	0
		1: normal		
		SPI Controller 0 Reset		
6	SPIORESET	0: reset	RW	0
		1: normal		
		TWI Controller Reset		
5	TWIRESET	0: reset	RW	0
		1: normal		
		UARTO & H5 Controller Reset		
4	UARTORESET	0: reset	RW	0
		1: normal		
		SD/MMC Card Controller Reset		
3	SDRESET	0: reset	RW	0
		1: normal		
		All but OCEM DSP reset		
2	DCD DART	0: reset DSP except OCEM	RW	1
2	DSP_PART	1: normal	NVV	1
		Note: Debug use only, do not set to 0.		
		All DSP reset		
1	DSP_ALL	0: reset all DSP	RW	0
		1: depends on DSP_PART		
		DMA012345 Reset		
		0: reset		
0	DMA012345RESET	1: normal	RW	0
		The reset bit of DMA012345 controller is active		
		while it is driven by MCU clock.		

Note: \* The reset signal of SPI BOOT controller and interrupt controller is connected to the wire of CPU reset. It can be reset while the power on reset, watch dog reset or the reset pin of CPU is set low.

#### 8.2 **CMU Analog**

## 8.2.1 Features

- Support only one oscillator inputs: 26MHz
- Supply 3 PLLs and special clocks of all modules. The 3 PLLs is PLL\_24M, CORE PLL, Audio PLL
- CORE PLL can select from two clock source: CK\_24M and HOSC

## 8.2.2 Register List

**Table 8-3 CMU Analog Controller Registers Address** 

Name	Physical Base Address	KSEG1 Base Address

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.

<sup>\*</sup> RTC, LRADC, timer0/1 have no reset control in this register.



CMU_ANALOG_REGISTER	0xC0000100	0xC0000100
---------------------	------------	------------

**Table 8-4 CMU Analog Controller Registers** 

Offset	Register Name	Description
0x00	HOSC_CTL	HOSC control register
0x08	_24MPLL_CTL	24M PLL Control Register
0x0C	CORE_PLL_CTL	CORE_PLL Control Register

# 8.2.3 Register Description

## 8.2.3.1 HOSC\_CTL

HOSC control register.

Offset = 0x00 (RTCVDD domain)

Bit (s)	Name	Description	Access	Reset
31:16	-	Reserved	-	-
		HOSCI PAD base capacitor select:		
		000: 0p		
		001: 3p		
		010: 6p		
15:13	HOSCI_BC_SEL	011: 9p	RW	101
		100: 6p		
		101: 9p		
		110: 12p		
		111: 15p		
		HOSCI PAD trim cap select, range from OpF to		
12:8	HOSCI_TC_SEL	3.1pF	RW	0x00
		Trim cap = 0.1pF * HOSCI_TC_SEL		
		HOSCO PAD base capacitor select:		
		000: 0p		
		001: 3p		
		010: 6p		
7:5	HOSCO_BC_SEL	011: 9p	RW	101
		100: 6p		
		101: 9p		
		110: 12p		
		111: 15p		
		HOSCO PAD trim cap select, range from OpF to		
4:0	HOSCO_TC_SEL	3.1pF	RW	0x00
		Trim cap = 0.1pF * HOSCO_TC_SEL		

## 8.2.3.2 \_ 24MPLL\_CTL

24MPLL Control Register

Offset = 0x08 (VDD domain)

Bit (s)	Name	Description	Access	Reset
31:4	-	Reserved	-	-
3	HOSC_EN	HOSC enable: 0: disable	RW	1



		1: enable		
2:1	-	Reserved	=	-
		24MPLL Enable:		
0	24MPLL_EN	0: disable	RW	0
		1: enable		

## 8.2.3.3 CORE\_PLL\_CTL

CORE\_PLL Control Register Offset = 0x0C (VDD domain)

Bit (s)	Name	Description	Access	Reset
31:9	-	Reserved	-	-
8	CORE_PLL_SCLK_SEL	CORE PLL source clock select: 0: HOSC_26M 1: CK_24M	RW	0
7	CORE_PLL_EN	CORE PLL Enable: 0: Disable 1: Enable	RW	0
6:0	SCORE	CORE PLL Frequency Select: When core PLL source clock select HOSC_26M, Formula: 6.5M* SCORE Range:39 ~ 409.5M Value must be bigger than 6 0-5: reserved 6: 6*6.5M=39M 63: 63*6.5M=409.5M Others reserved.  When core PLL source clock select CK_24M, Formula: 6M* SCORE Range:36 ~ 378M Value must be bigger than 6 0-5: reserved 6: 6*6M=36M 63: 63*6M=378M Others reserved.	RW	0x06

#### 8.3 **RTC**

This part have individual modules: Calendar, 2Hz, Watch Dog (WD) and Timer0/1.

### 8.3.1 Features

- Built-in a 32k oscillator
- Calendar with a alarm IRQ which can wake up the PMU
- 2Hz IRQ
- Two Timers with IRQ
- A watch dog which can be configured as IRQ or Reset



# 8.3.2 Register List

#### Table 8-5 RTC block base address

Name	Physical Base Address	KSEG1 Base Address
RTC	0xC0120000	0xC0120000

**Table 8-6 RTC Controller Registers** 

Offset	Register Name	Description
0x00	RTC_CTL	RTC Control Register
0x04	RTC_REGUPDATA	RTC Register update Register
0x08	RTC_DHMSALM	RTC Day Hour Minute and Second Alarm Register
0x0C	RTC_DHMS	RTC Day Hour Minute and Second Register
0x10	RTC_YMD	RTC Year Month Date Register
0x14	RTC_ACCESS	RTC freely access Register
0x18	Hz2_CTL	2Hz Control Register
0x1c	WD_CTL	Watch Dog Control register
0x20	TO_CTL	Timer0 Control register
0x24	T0_VAL	Timer0 Value
0x28	T1_CTL	Timer1 Control register
0x2C	T1_VAL	Timer1 Value
0X30	RTC_BAK0	Backup Register
0X34	RTC_BAK1	Backup Register
0X38	RTC_BAK2	Backup Register
0X3C	RTC_BAK3	Backup Register

## 8.3.3 Register Description

## 8.3.3.1 RTC\_CTL

Calendar Control Register

Offset=0x0000 (RTCVDD) (Default value 0x80)

Bits	Name	Description	Access	Reset
31:8	=	Reserved	-	-
		RTC Leap Year bit		
7	LEAP	1: leap year	R	1
		0: not leap year		
6:5	-	Reserved	-	-
		Calendar Enable		
4	CAL_EN	1: Enable	RW	0
		0: Disable		
3:2	-	Reserved	-	-
		Alarm IRQ Enable		
1	ALIE	1: Enable	RW	0
		0: Disable		
0	ALIP	Alarm IRQ Pending bit, writing 1 to this bit will clear it	RW	0

NOTE:

The CAL\_EN bit must be disabled when The RTC\_DHMS / RTC\_YMD register being written. And RTC\_DHMS / RTC\_YMD register must be written before CAL\_EN is enabled when set the time or error will occur.

Version 1.6 Page 44



## 8.3.3.2 RTC\_REGUPDATA

### Offset=0x0004 (RTCVDD)

Bits	Name	Description	Access	Reset
31:16	-	Reserved	=	=
15:0		The RTCVDD register update control Register.  When writing the RTC registers (except RTCREGUPDATE register or bit "ALIP"), the RTC registers' values are not update immediately. The value is written to backup registers (in VDD) first.  Just when writing RTCREGUPDATE register "A596H", the RTCVDD registers' values are update with the backup registers' value.  RTCREGUPDATE register is automatically reset as "5A69H" after the RTCVDD register is update.  NOTE: Do not write RTCVDD registers when this register value is "A5C3E283H"  NOTE: When writing the bit "ALM_IP", it will take effect immediately. Do not need writing this register.	RW	0x5A69H

## **8.3.3.3 RTC\_DHMSALM**

#### Offset=0x0008 (RTCVDD)

Bits	Name	Description	Acce	ss	Reset
31:21	-	Reserved	-		-
20:16	HOUEAL	Alarm hour setting 0x00 – 0x17	RW		0
15:14	-	Reserved	-		-
13:8	MINAL	Alarm minute setting 0x00 – 0x3B	RW		0
7:6	-	Reserved	-		-
5:0	SECAL	Alarm second setting 0x00 – 0x3B	RW		0

## 8.3.3.4 RTC\_DHMS

## Offset=0x000C (RTCVDD)

Bits	Name	Description	Access	Reset
31:21	-	Reserved	-	-
20:16	HOUR	Time hour setting 0x00 – 0x17	RW	0
15:14	-	Reserved	-	-
13:8	MIN	Time minute setting 0x00 – 0x3B	RW	0
7:6	-	Reserved	-	-
5:0	SEC	Time second setting 0x00 – 0x3B	RW	0



## 8.3.3.5 RTC\_YMD

### Offset=0x0010 (RTCVDD)

Bits	Name	Description	Access	Reset
31:23	-	Reserved	-	-
22:16	YEAR	Time year setting 0x00 – 0x63	RW	00
15:12	_	Reserved	-	-
11:8	MON	Time month setting 0x01 – 0x0C	RW	01
7:5	_	Reserved	-	-
4:0	DATE	Time day setting 0x01 – 0x1F	RW	01

## 8.3.3.6 RTC\_ACCESS

### Offset=0x0014 (RTCVDD)

Bits	Name	Description	Access	Reset
31:8	-	Reserved	=	=
7:0	ACCESS	These bits can be accessed by CPU freely.	RW	0

## 8.3.3.7 HZ2\_CTL

### Offset=0x0018 (VDD)

Bits	Name	Description	Access	Reset
31:2	-	Reserved	ı	-
		2Hz IRQ Enable		
1	2HIE	1: Enable	RW	0
		0: Disable		
0	2HIP	2Hz IPQ pending bit, writing 1 to this bit will clear it	RW	0

## 8.3.3.8 WD\_CTL

### Offset=0x001C (VDD)

Bits	Name	Description	Access	Reset
37	-	Reserved	-	-
6	IRQP	Watch dog IRQ pending bit, writing 1 to this bit will clear it	RW	0
		Watchdog Signal (IRQ or Reset-) Select.0: Reset, 1: IRQ		
5	SIGS	0: Send Reset signal when watchdog overflow.	RW	0
		1: Send IRQ signal when watchdog overflow.		
		Watch Dog timer enable, when WD timer is enabled and the		
		WD timer overflows, an internal reset (WDRST-) is generated to		
4	WDEN	force the system into reset status and then reboot.	RW	0
		1: Enable		
		0: Disable		
		Watch Dog timer Clock Select,		
		WDCKS Clock Selected Watch Dog Length		
3:1	CLKSEL	The watch dog's overflow value is 180.	RW	0
		000 1kHz 176 ms		
		001 512Hz 352 ms		



		010 256Hz 703ms		
		011 128Hz 1.4 s		
		100 64Hz 2.8s		
		101 32Hz 5.6 s		
		110 16Hz 11.2s		
		111 Reserved		
0	CLR	Clear bit, write 1 to clear WD timer, cleared automatically	RW	0

## 8.3.3.9 TO\_CTL

## Offset=0x0020 (VDD)

Bits	Name	Description	Access	Reset
31:6	-	Reserved	-	-
5	EN	Timer 0 Enable 0:Disable,1:Enable	RW	0
4:3	-	Reserved	-	-
2	RELO	Timer 0 Reload. 0:Not reload,1:Reload	RW	0
1	ZIEN	TO Zero IRQ Enable  When this bit is enabled, TimerO_Zero_IRQ sent out the IRQ signal until the pending bit was cleared.	RW	0
0	ZIPD	Timer0 IRQ Pending, Writing 1 to clear this bit.	RW	0

Note: The timer only can count down

#### TO\_VAL 8.3.3.10

### Offset=0x0024 (VDD)

Bits	Name	Description	Access	Reset
31:24	-	Reserved	-	-
23:0	T0	Read or write current TimerO value	RW	-

#### T1\_CTL 8.3.3.11

### Offset=0x0028 (VDD)

Bits	Name	Description	Access	Reset
31:6	-	Reserved		-
5	0:Disable,1:Enable Reserved Timer1 Reload 0:Not reload,1:Reload Timer1 Zero IRQ Enable		RW	0
4:3			-	-
2			RW	0
1			RW	0
O ZIPD Timer1 IRQ Pending,		Timer1 IRQ Pending, Writing 1 to clear this bit.	RW	0

Note: The timer only can count down.



## 8.3.3.12 T1\_VAL

### Offset=0x002C (VDD)

Bits	Bits Name Description		Access	Reset
31:24	-	Reserved		-
23:0	T1	Read or write current Timer1 value	RW	0

# 8.4 Exceptions and Interrupts Controller (INTC)

### 8.4.1 Features

The ATS2825 use MIPS processor. The ATS2825 also adds additional controller to manage up to 32 interrupt sources.

Table below shows all interrupt sources.

Table 8-7 Interrupt sources

Interrupt Number	Sources	Туре
0	BT	High Level
1	NFC	High Level
2	2Hz/WatchDog	High Level
3	TIMER1	High Level
4	TIMERO	High Level
5	RTC	High Level
6	UARTO	High Level
7	SIRQ0	High Level
8	Touch Key	High Level
9	SPI0	High Level
10	USB	High Level
11	TWI	High Level
12	UART1	High Level
13	SIRQ1	High Level
14	DAC OR IIS TX	High Level
15	ADC OR IIS RX	High Level
16	Reserved	-
17	SD/MMC	High Level
18	DMA0	High Level
19	DMA1	High Level
20	DMA2	High Level
21	DMA3	High Level
22	DMA4	High Level
23	DMA5	High Level
24	Reserved	-
25	Reserved	-
26	SPI1	High Level
27	OUT_USER0	High Level
28	OUT_USER1	High Level
29	OUT_USER2	High Level



30	OUT_USER3	High Level
31	OUT_USER4	High Level

## 8.4.2 Register List

The ATS2825 implements a controller to handle 32 interrupt request, the registers are listed below:

## Table 8-8 Interrupt Controller base address

Name	Physical Base Address	KSEG1 Base Address
InterruptController	0xC00B0000	0xC00B0000

**Table 8-9 Interrupt Controller Registers** 

Offset	Register Name	Description
0x00000000	INTC_PD	Interrupt Pending register
0x00000004	INTC_MSK	Interrupt Mask register
0x00000014	INTC_EXTCTL	External interrupt control register
0x00000018	INTC_EXTIP	External interrupt status register
0x000001C	REQ_INT_OUT	Request interrupt output register
0x00000020	REQ_IN	Request input register
0x00000024	REQ_IN_PD	Request input pending register
0x00000028	REQ_OUT	Request output register

## 8.4.3 Register Description

## 8.4.3.1 INTC\_PD

### INTC\_PD (Interrupt Pending Register, offset = 0x00000000)

Bit (s)	Name	Description	Access	Reset
31	OUT_USER4_IP	OUT_USER4 interrupt pending bit	R	0
30	OUT_USER3_IP	OUT_USER3 interrupt pending bit	R	0
29	OUT_USER2_IP	OUT_USER2 interrupt pending bit	R	0
28	OUT_USER1_IP	OUT_USER1 interrupt pending bit	R	0
27	OUT_USERO_IP	OUT_USER0 interrupt pending bit	R	0
26	SPI1_IP	SPI1 interrupt pending bit	R	0
25:24	-	Reserved	=	=
23	DMA5_IP	DMA5 controller interrupt pending bit	R	0
22	DMA4_IP	DMA4 controller interrupt pending bit	R	0
21	DMA3_IP	DMA3 controller interrupt pending bit	R	0
20	DMA2_IP	DMA2 controller interrupt pending bit	R	0
19	DMA1_IP	DMA1 controller interrupt pending bit	R	0
18	DMA0_IP	DMA0 controller interrupt pending bit	R	0
17	SD_IP	SD/MMC interrupt pending bit	R	0
16	-	Reserved	=	-
15	ADC_IIS_RX_IP	ADC or IIS-RX interrupt pending bit	R	0
14	DAC_IIS_TX_IP	DAC or IIS-TX interrupt pending bit	R	0
13	SIRQ1_IP	SIRQ1 interrupt pending bit	R	0
12	UART1_IP	UART1 interrupt pending bit	R	0
11	TWI_IP	TWI interrupt pending bit	R	0



10	USB_IP	USB interrupt pending bit	R	0
9	SPIO_IP	SPIO interrupt pending bit	R	0
8	TouchKey_IP	Touch Key interrupt pending bit	R	0
7	SIRQ0_IP	SIRQ0 interrupt pending bit	R	0
6	UARTO_IP	UARTO interrupt pending bit	R	0
5	RTC_IP	RTC interrupt pending bit	R	0
4	TIMERO_IP	TIMERO interrupt pending bit	R	0
3	TIMER1_IP	TIMER1 interrupt pending bit	R	0
2	2Hz_IP	2Hz/WatchDog interrupt pending bit	R	0
1	NFC_IP	NFC pending	R	0
0	BT_IP	BT pending	R	0

#### Note:

- (1) Interrupt Pending bits cannot be cleared by writing 1. These bits are automatically cleared only by clear all the corresponding interrupt pending bits of the device register, otherwise unchanged.
- (2) 0: no interrupt request; 1: interrupt request detected

## 8.4.3.2 INTC\_MSK

INTC\_MSK (Interrupt Mask Register, offset = 0x00000004)

Bit (s)	Name	Description	Access	Reset
31	OUT_USER4_IM	OUT_USER4 interrupt enable bit	RW	0
30	OUT_USER3_IM	OUT_USER3 interrupt mask bit	RW	0
29	OUT_USER2_IM	OUT_USER2 interrupt mask bit	RW	0
28	OUT_USER1_IM	OUT_USER1 interrupt mask bit	RW	0
27	OUT_USERO_IM	OUT_USER0 interrupt mask bit	RW	0
26	SPI1_IM	SPI1 interrupt mask bit	RW	0
25:24	-	Reserved	-	-
23	DMA5_IM	DMA5 controller interrupt mask bit	RW	0
22	DMA4_IM	DMA4 controller interrupt mask bit	RW	0
21	DMA3_IM	DMA3 controller interrupt mask bit	RW	0
20	DMA2_IM	DMA2 controller interrupt mask bit	RW	0
19	DMA1_IM	DMA1 controller interrupt mask bit	RW	0
18	DMA0_IM	DMA0 controller interrupt mask bit	RW	0
17	SD_IM	SD/MMC interrupt mask bit	RW	0
16	-	Reserved	-	-
15	ADC_IIS_RX_IM	ADC or IIS-RX interrupt mask bit	RW	0
14	DAC_IIS_TX_IM	DAC or IIS-TX interrupt mask bit	RW	0
13	SIRQ1_IM	SIRQ1 interrupt mask bit	RW	0
12	UART1_IM	UART1 interrupt mask bit	RW	0
11	TWI_IM	TWI interrupt mask bit	RW	0
10	USB_IM	USB interrupt mask bit	RW	0
9	SPI0_IM	SPIO interrupt mask bit	RW	0
8	TOUCHKEY_IM	Touch Key interrupt mask bit	RW	0
7	SIRQ0_IM	SIRQ0 interrupt mask bit	RW	0
6	UARTO_IM	UARTO interrupt mask bit	RW	0
5	RTC_IM	RTC interrupt mask bit	RW	0
4	TIMERO_IM	TIMERO interrupt mask bit	RW	0
3	TIMER1_IM	TIMER1 interrupt mask bit	RW	0
2	2HZ_IM	2Hz/WatchDog interrupt mask bit	RW	0
1	NFC_IM	NFC interrupt mask bit	RW	0



0	BT_IM	BT interrupt mask bit	RW	0

Note: 0: Interrupt is masked. 1: Interrupt is unmasked.

### **8.4.3.3 INTC\_EXTCTL**

INTC\_EXTCTL (External Interrupt Control register, offset = 0x00000014)

Bit (s)	Name	Description	Access	Reset
31:4	-	Reserved	=	-
		External Interrupt 1 Type		
3	EXTYPE1	0: Rising edge-triggered;	RW	0
		1: Falling edge-triggered.		
2	-	Reserved	-	-
		External Interrupt 0 Type		
1	EXTYPE0	0: Rising edge-triggered;	RW	0
		1: Falling edge-triggered.		
2	-	Reserved	-	-

### **8.4.3.4 INTC\_EXTIP**

INTC\_IP (External Interrupt Pending register, offset = 0x00000018)

Bit (s)	Name	Description	Access	Reset
31:2	-	Reserved	-	-
		External Interrupt 1 Pending		
		0: External interrupt source 1 is not active.		
1	E1PD	1: External interrupt source 1 is active.	RW	0
		Write 1 to will clear this bit. This bit must be cleared		
		by software before trigger a new interrupt pending.		
		External Interrupt 0 Pending		
0 E0PI		0: External interrupt source 0 is not active.		
	E0PD	1: External interrupt source 0 is active.	RW	0
		Write 1 to will clear this bit. This bit must be cleared		
		by software before trigger a new interrupt pending.		

## **8.4.3.5 REQ\_INT\_OUT**

REQ\_INT\_OUT (Request interrupt output register, offset = 0x0000001C)

Bit (s)	Name	Description	Access	Reset
31:1	-	Reserved	-	-
0	DSP_INT3	Send interrupt request to DSP.	RW	0

### 8.4.3.6 REQ\_IN

REQ\_IN (Request input register, offset = 0x00000020)

	Name	Description	Access	Reset
31:5	=	Reserved	ı	=
4	ILJITI TINEKA	It is a CPU interrupt controller sampled value of OUT_USER4 signal.	R	0
3	11.JI.J. 1.J.Y.F.K.3	It is a CPU interrupt controller sampled value of OUT_USER3 signal.	R	0
2	OUT_USER2	It is a CPU interrupt controller sampled value of	R	0

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



		OUT_USER2 signal.		
1	IUUI USEKI	It is a CPU interrupt controller sampled value of OUT_USER1 signal.	R	0
0	IOITI TINERO	It is a CPU interrupt controller sampled value of OUT_USERO signal.	R	0

## 8.4.3.7 REQ\_IN\_PD

REQ IN PD (Request input pending register, offset = 0x00000024)

Bit (s)	Name	Description	Access	Reset
31:5	=	Reserved	-	-
4	OUT_USER4_PD	0: interrupt pending is not detected. 1: interrupt pending is detected. External Interrupt Pending is set at rising edge of DSP OUT_USER4 signal. Writing '1' can clear this bit.	RW	0
3	OUT_USER3_PD	0: interrupt pending is not detected. 1: interrupt pending is detected. External Interrupt Pending is set at rising edge of DSP OUT_USER3 signal. Writing '1' can clear this bit.	RW	0
2	OUT_USER2_PD	0: interrupt pending is not detected. 1: interrupt pending is detected. External Interrupt Pending is set at rising edge of DSP OUT_USER2 signal. Writing '1' can clear this bit.	RW	0
1	OUT_USER1_PD	0: interrupt pending is not detected. 1: interrupt pending is detected. External Interrupt Pending is set at rising edge of DSP OUT_USER1 signal. Writing '1' can clear this bit.	RW	0
0	OUT_USERO_PD	0: interrupt pending is not detected. 1: interrupt pending is detected. External Interrupt Pending is set at rising edge of DSP OUT_USERO signal. Writing '1' can clear this bit.	RW	0

## 8.4.3.8 REQ\_OUT

REQ\_OUT (Request output register, offset = 0x00000028)

Bit (s)	Name	Description	Access	Reset
31:2	-	Reserved	ı	=
1	IN_USER1	Send information to DSP.	RW	0
0	IN_USER0	Send information DSP.	RW	0



## 9 Storage

### **SD/MMC Card Controller Features**

- Fully compliant with MMC Specification 4.3
- Fully compliant with SD card Specification 2.0
- Integrated Clock Delay Chain Technique to Regulate Card Interface Timing: Latching Delay Chain for input Signal, Output Delay Chain for output signal.
- Integrated Watchdog timeout Counter to report Exception happening.
- Integrated Pull up resistance (value 50Komh) for Data and CMD Line.
- Integrated CRC calculate and check circuit.
- Send continuous clock to support SDIO card.
- Support 3.1V CLK PAD voltage.
- Support 3.1V CMD PAD voltage.
- Support 3.1V DAT PAD voltage.
- Band Width: 25MByte/S
- Maximal SD interface Clock: 50MHz



## 10 Transfer and Communication

### 10.1 USB

## **10.1.1 Features**

- Complies with the USB2.0 Specification Revision 1.0a.
- UTMI+ level2 Transceiver Macrocell Interface.
- Supports point-to-point communication with one full-speed or high-speed device in Host mode (no HUB support).
- Supports full-speed or high-speed in peripheral mode.
- Supports 3 IN endpoint and 3 OUT endpoint except endpoint0.
- Supports bulk Isochronous and Interrupt transfer.
- Partially configurable endpoint endpoint type and single, double triple or quad buffering.
- Integrated synchronous RAM as endpoint FIFOs.
- Supports suspend, resume and power managements function.
- Support remote wakeup.

## 10.1.2 Register List

### Table 10-1 USB Controller Registers Address

Name	Physical Base Address	KSEG1 Base Address
USB_CONTROLLER_REGISTERS	0xC0080000	0xC0080000

#### Table 10-2 USB Controller Registers

Offset	Register Name	Description
0x419	LINESTATUS	Line status register
0x41A	DPDMCTRL	DPDM control register

## 10.1.3 Register Description

### **10.1.3.1 LINESTATUS**

Line status register

Offset = 0x419

	:==			
Bit (s)	Name	Description	Access	Reset
7:5	-	Reserved	-	-
4:3	USB_LS	USB linestate[1:0] Linestate0:DP Linestase1:DM	R	00
2:0	-	Reserved	-	-

### 10.1.3.2 **DPDMCTRL**

DP DM control register

Offset = 0x41A

	Bit (s)	Name	Description	Access	Reset
--	---------	------	-------------	--------	-------



7	-	Reserved	-	-
6	PLUGIN	This bit Indicated the USB connection status when Linedeten is enabled. 1: connect 0: disconnect	R	х
5	-	Reserved	-	-
4	LINEDETEN	Line status detect enable  1: enable 0: disable	RW	1
3	DMPUEN	500Kohm DM pull up resistor enable.  1: enable 0: disable	RW	1
2	DPPUEN	500Kohm DP pull up resistor enable. 1: enable 0: disable	RW	1
1	DMPDDIS	DM pull down disable.  1: disable 0: enable	RW	1
0	DPPDDIS	DP pull down disable. 1: disable 0: enable	RW	1

### 10.2 TWI

### 10.2.1 Features

- Both master and slave functions supported
- Support standard mode (100kbps) and fast-speed mode (400kpbs),
- Multi-master, Hi-speed mode and 10bit address mode not supported
- Internal Pull-Up Resistor (10kOhm) optional

### **10.2.2 Function Description**

Two wire interfaces (TWI) bus is used to communicate across circuit-board distances. At the low end of the spectrum of communication options for "inside the box" communication is TWI.

TWI provides support for communication with various slow, on-board peripheral devices that are accessed intermittently, while being extremely modest in its hardware resource needs. It is a simple, low-bandwidth, short-distance protocol. Most available TWI devices operate at speeds up to 400Kbit/s, with some venturing up into the low megahertz range. TWI is easy to use to link multiple devices together since it has a built-in addressing scheme.

#### Note:

- The TWI module is Slave mode when in IDLE status.
- Generate the IRQ while the bus status changes.
  - A byte transfer complete, include transmit and receive data or address
  - A stop bit detected
- Release the bus by software after receiving data or address.

## 10.2.3 Operation Manual

#### Master mode:

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.

Page 55






Figure 10-1 TWI Master Mode Operation Flow






Figure 10-2 TWI Slave mode operation flow

## 10.2.4 Register List

Table 10-3 TWI Register Block Base Address

Name	Physical Base Address	KSEG1 Base Address
TWI	0xC0130000	0xC0130000

Table 10-4 TWI Registers Offset Address

Offset	Register Name	Description
0x0000	TWI_CTL	TWI Control Register
0x0004	TWI_STAT	TWI Status Register

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



0x0008	TWI_ADDR	TWI Address Register
0x000c	TWI_DAT	TWI Data Register

# **10.2.5** Register Description

## 10.2.5.1 TWI\_CTL

TWI Control Register Offset=0x0000

Bits	Name	Description	Access	Reset
31:8	-	Reserved	-	-
7	EN	Enable. When enable, reset the status machine to IDLE 0: Disable 1: Enable	RW	0
6	MS	Mode Select. 0: Slave mode 1: Master mode	RW	0
5	CLKSEL	TWI clock select, only used for master mode 0: standard speed (100kbps) 1: fast speed (400kbps)	RW	0
4	IRQE	IRQ Enable. When the TWI status changes, generate IRQ. TWI can detect four status: complete two status type, stop.  0: Disable  1: Enable	RW	0
3:2	GBCC	Generating Bus Control Condition (only for master mode).  00: No effect  01: Generating START condition  10: Generating STOP condition  11: Generating Repeated START condition  Write the slave address to the TWI_DAT register, select start or restart, and then the start or restart command follow by the slave address will occur on the bus.  These commands should be used with release bus.	RW	0
1	RB	Release Bus. Write 1 to this bit will release the bus. MCU should write 1 to this bit after transmitting or receiving the last bit of a whole transfer.	RW	0
0	GACK	Generating Acknowledge signal. In receive mode: 0: Generating the ACK signal to the transmitter at 9th clock of SCL 1: generate the NACK signal at 9th clock of SCL	RW	0

### 10.2.5.2 TWI\_STAT

### TWI Status Register

Offset=0x0004

Bits	Name	Description	Access	Reset
31: 9	-	Reserved	-	-
8	TCB	Transfer Complete Bit	RW	0

Copyright<sup>®</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



		0: not finish transfer		
		1: A byte transfer finish, include transfer the ACK or NACK bit		
		Write "1" to clear this bit		
		Stop Detect bit		
		The bit is clear when the TWI module is disable or when the		
_	CTDD		DVA	_
7	STPD	START condition is detected. Writing 1 to the bit will clear it.	RW	0
		0: Stop bit is not detected		
		1: Stop bit is detected		
		Start Detect bit, include restart.		
	S=4.5	The bit is clear when the TWI module is disable or when the	514	
6	STAD	STOP condition is detected. Writing 1 to the bit will clear it.	RW	0
		0: Start bit is not detected		
		1: Start bit is detected		
		Read/Write Status bit for both slave mode and master mode.		
		When in slave mode, this bit reflects the master device read		
		from or write to the slave device if the last address is matched.		
5	RWST	This bit is valid before the next start bit, stop bit or NAK bit	R	0
		occurred.		
		1: Read		
		0: Write		
		Last Byte Status bit.		
4	LBST	0: Indicate the last byte received or transmitted is address	R	0
		1: Indicate the last byte received or transmitted is data		
		IRQ Pending bit.		
3	IRQP	Writing 1 to this bit will clear it.	RW	0
٥	INUF	1: IRQ	IVVV	0
		0: No IRQ		
		Bus Busy Bit		
		0: Not busy		
2	BBB	1: Busy	R	0
		This bit will set to 1 while the start command detected, and set		
		to 0 after the stop command		
		Bus Error Bit		
		0: No error occur		
		1: Bus error occur		
1	BEB	Write "1" to clear this bit	RW	0
		Generate error bit when following conditions occur:		
		Detect stop bit right after detecting start/restart bit.		
		Detect stop start bit when sending or receiving data.		
		In transmit mode:		
l <u>.</u>		0: Has not received the ACK signal		
0	RACK	1: Has received the ACK signal. This bit will be cleared when the	R	0
		9th clock of the next SCL arrived automatically.		
		out clock of the field oct arrived automatically.		

# 10.2.5.3 TWI\_ADDR

# TWI Address Register Offset=0x0008

Bits	Name	Description	Access	Reset
31:8	=	Reserved	-	-
7:1	SDAD	Slave Device Address. In master mode, these bits are TWI slave device address.	RW	0



		In slave mode, these bits are used to compare with the address that the master device sends out.		
0	-	Reserved	-	1

## 10.2.5.4 TWI\_DAT

### TWI Data Register

Offset=0x000C

Bits	Name	Description	Access	Reset
31:8	-	Reserved	-	-
7:0	TXRXDAT	TWIDAT contains the byte to be transmitted on the TWI-bus or a byte that has been received from the TWI-bus.	RW	0

## 10.3 IRC

## **10.3.1 Features**

• Support multiple protocols, compatible 36 kHz, 38 kHz, 40 kHz carrier.



## 10.3.2 Operation Manual




Figure 10-3 IRC receive flow

#### Note:

- 1. When transmit, High level indicate transfer carrier.
- 2. When receive, carrier indicate Low level.
- 3. If the customer code received doesn't match, don't generate IRQ, then reset the status and set the pending bit.
- 4. If the customer code correct, but the command data error, don't generate IRQ. Then reset the status and set the pending bit.
- 5. When receive the repeat code, generate IRQ and set repeat code detected bit to 1.

## 10.3.3 Register List

#### Table 10-5 IRC Registers Block Base Address

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



Name	Physical Base Address	KSEG1 Base Address
IRC	0xC00F0000	0xC00F0000

#### Table 10-6 IRC Registers Offset Address

Offset	Register Name	Description
0x0050	IRC_CTL	Infrared remote control (IRC) interface control register
0x0054	IRC_STA	IRC status register
0x0058	IRC_CC	IRC customer code register
0x005C	IRC_KDC	IRC key data code register

## **10.3.4 Register Description**

## 10.3.4.1 IRC\_CTL

### infrared remote control register

Offset=0x0050

Bits	Name	Description	Access	Reset
31:17	-	Reserved	-	-
		Debounce Bypass enable		
16	DBB_EN	0: bypass disable	RW	0
		1:bypass enable		
15:4	DBC	Debounce counter, 1 counter=1/200KHz	RW	0x028
15.4	DBC	Default counter=40=200us	LVV	0x026
		IRC enable		
3	IRE	0: disable	RW	0
		1:enable		
		IRC IRQ enable		
2	IIE	0:disable	RW	0
		1:enable		
		IRC coding mode select		
		00:9012 code		
1:0	ICMS	01:8bits NEC code	RW	0
		10:RC5 code		
		11: RC6 code		

## 10.3.4.2 IRC\_STA

# Infrared remote status register Offset=0x0054

Bits	Name	Description	Access	Reset
31:7	-	Reserved	-	-
6	UCMP	User code don't match pending bit. Write 1 to this bit will clear it, or auto clear if receive the correct code the next time 0:user code match 1:user code don't match	RW	0
5	KDCM	Key data code don't match pending bit. Write 1 to this bit will clear it, or auto clear if receive the correct code the next time 0:key data code match 1:key data code don't match	RW	0
4	RCD	Repeated code detected, Write 1 to this bit will clear it, otherwise	RW	0



		don't change		
		0: no repeat code		
		1: detect repeat code		
3	-	Reserved	-	-
		IRC IRQ pending bit. write 1 to this bit will clear it		
2	IIP	0:no IRQ pending	RW	0
		1: IRQ pending		
1	-	Reserved	-	-
		IRC receive error pending.		
		0: receive ok		
0	IREP	1: receive error occurs if not match the protocol. Writing 1 to this	RW	0
		bit will clear this bit, or auto clear if receive the correct user code		
		and key data code the next time.		

## 10.3.4.3 IRC\_CC

Infrared remote control customer code register.

Offset=0x0058

Bits	Name	Description	Access	Reset
		customer code received		
		In <b>RC5 mode</b> , Bit 4:0 is the customer code		
		In <b>9012 mode</b> , Bit 7:0 is the customer code, Bit 15:8 is the second		
31:16	CCRCV	customer code. The value is equal	R	0
		In 8 bit <b>NEC mode</b> , Bit 7:0 is the customer code, Bit 15:8 is the		
		customer anti-code		
		In RC6 mode, Bit 7:0 is the customer code.		
		Infrared remote control customer code		
		In <b>RC5 mode</b> , Bit 4:0 is the customer code		
		In <b>9012 mode</b> , Bit 7:0 is the customer code, Bit 15:8 is the second		
15:0	ICCC	customer code. The value is equal	RW	0
		In 8 bit <b>NEC mode</b> , Bit 7:0 is the customer code, Bit 15:8 is the		
		customer anti-code		
		In RC6 mode, Bit 7:0 is the customer code.		

## 10.3.4.4 IRC\_KDC

Infrared remote control KEY data code register.

Offset=0x005C

Bits	Name	Description	Access	Reset
31:16	ı	Reserved -		-
		IRC key data code		
		In RC5 mode,		
15:0	IKDC	Bit 5:0 is the Key data	R	0
		In 9012 and 8 bit NEC mode,		
		Bit 7:0 is the Key data, Bit 15:8 is the Key anti-data		

 $\textbf{Copyright}^{\circledcirc} \textbf{ 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.}$ 



## **10.4 UART**

#### 10.4.1 Features

UART1 has the following features:

- 5-8 Data Bits and LSB first in Transmit and Received
- 1-2 Stop Bits
- Even, Odd, or No Parity
- Support IRQ and DMA mode to transmit data
- Support RTS/CTS Automatic Hardware Flow Control to reduce interrupts to host system
- UART RX Support DMA single mode
- Baud Rate up to 6Mbps

## 10.4.2 Register List

#### Table 10-7 UART1 Registers Block Base Address

Name	Physical Base Address	KSEG1 Base Address
UART1	0xC00F0000	0xC00F0000

#### Table 10-8 UART1 Registers Offset Address

Offset	Register Name	Description
0x0000	UART1_CTL	UART1 Control Register
0x0004	UART1_RXDAT	UART1 Receive FIFO Data Register
0x0008	UART1_TXDAT	UART1 Transmit FIFO Data Register
0x000c	UART1_STA	UART1 Status Register
0x0010	UART1_BR	UART1 BAUDRATE divider Register

## **10.4.3 Register Description**

## 10.4.3.1 UART1\_CTL

### **UART1 Control Register**

Offset=0x0000

Bits	Name	Description	Access	Reset
31:22	=	Reserved	-	=
		UART1 TX FIFO Clock Select		
21	TXAHB_DMA_SEL1	0: AHB Clock	RW	0
		1:DMA Clock		
		Loop Back Enable.		
		Set this bit to enable a loop back mode that data		
20	LBEN1	coming on the input will be presented on the output.	RW	0
		0: Disable		
		1: Enable		
		UART1 TX IRQ Enable.		
19	TXIE1	0: Disable	RW	0
		1: Enable		
		UART1 RX IRQ Enable.		
18	RXIE1	0: Disable	RW	0
		1: Enable		

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



17	TXDE1	UART1 TX DRQ Enable. 0: Disable 1: Enable	RW	0
16	RXDE1	UART1 RX DRQ Enable. 0: Disable 1: Enable	RW	0
15	EN1	UART1 Enable. When this bit is clear, the UART clock source is inhibited. This can be used to place the module in a low power standby state. 0:disable 1: enable	RW	0
14	RXAHB_DMA_SEL1	UART1 RX FIFO Clock Select 0: AHB Clock 1:DMA Clock	RW	0
13	RTSE1	RTS Enable. When this bit is set, request to send data. Note: This bit has no effect if Autoflow enable bit is set. 0:no request 1: request to send data	RW	0
12	AFE1	Autoflow mode Enable Setting this bit enables automatic hardware flow control. Enabling this mode overrides software control of the signals. 0: Autoflow mode disable (normal mode) 1: Autoflow mode enable	RW	0
11:10	RDIC1	UART1 RX DRQ/IRQ Control 00: set when RX FIFO received at least one byte data in IRQ/DRQ mode. 01: set when RX FIFO received 4 bytes data in IRQ mode 10: set when RX FIFO received 8 bytes data in IRQ/DRQ mode 11: set when RX FIFO received 12 bytes data in IRQ/DRQ mode In DMA burst mode (normal DMA), DO not set 00, 01 because at least 8 bytes necessary. In DMA single mode (special DMA), DO set 00 for 1 Bytes transfer for each DRQ.	RW	0
9:8	TDIC1	UART1 TX DRQ/IRQ Control 00: set when TX FIFO is at least 1 byte empty in IRQ mode. 01: set when TX FIFO is 4 bytes empty in IRQ mode. 10: set when TX FIFO is 8 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. In DMA mode, DO not set 00, 01 because at least 8 bytes necessary.	RW	0
7	-	Reserved	_	_
6:4	PRS1	Parity Select. Bit 6: PEN, Parity enable Bit 5: STKP, Stick parity	RW	0



		Bit 4: EPS, Even parity		
		PEN STKP EPS Selected Parity		
		•		
		0 x x None		
		1 0 0 Odd		
		1 0 1 logic 1		
		1 1 0 Even		
		1 1 1 logic 0		
3	-	Reserved	-	-
		STOP Select.		
		If this bit is 0, 1 stop bit is generated in transmission. If		
2	STPS1	this bit is 1, 2 stop bits are generated.	RW	0
		0: 1 stop bit		
		1: 2 stop bit		
		Data Width Length Select.		
		00: 5 bits		
1:0	DWLS1	01: 6 bits	RW	0
		10: 7 bits		
		11: 8 bits		

## 10.4.3.2 UART1\_RXDAT

#### **UART1** Receive FIFO Data Register

Offset=0x0004

Bits	Name	Description	Access	Reset
31:8	-	Reserved	-	-
7:0	RXDAT1	Received Data.	R	Х

## 10.4.3.3 UART1\_TXDAT

#### **UART1 Transmit FIFO Data Register**

Offset=0x0008

Bits	Name	Description	Access	Reset
31:8	-	Reserved	ı	-
7:0	TXDAT1	Transmitted Data.	W	0

## 10.4.3.4 UART1\_STA

#### **UART1 Status Register**

Offset=0x000C

Bits	Name	Description	Access	Reset
31:22	ı	Reserved	ı	-
		UART1 TX busy bit		
21	UTBB1	0:not busy, TX FIFO is empty and all data be shift out	R	0
		1:busy		
20:16	TXFL1	TX FIFO Level.	R	0x10
20.16	IVLTI	The field indicates the current TX FIFO empty level.		OXIO
15.11	DVEL 1	RX FIFO Level.	R	
15:11	RXFL1	The field indicates the current RX FIFO level of valid data.		0
10	TFES1	TX FIFO empty Status	D	1
10	11521	0: no empty	R	1

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



		1: empty		
		RX FIFO full Status		
9	RFFS1	0: no full	R	0
		1: full		
0	RTSS1	RTS Status.	R	0
8	K1221	The bit reflects the status of the external RTS- pin.	l K	U
7	CTSS1	CTS Status.	R	х
/	C1331	The bit reflects the status of the external CTS- pin.	, n	X
		TX FIFO Full.		
6	TFFU1	1: Full	R	0
		0: No Full		
		RX FIFO Empty.		
5	RFEM1	1: Empty	R	1
		0: No Empty		
	RXST1	Receive Status.		
		0: receive OK		
4		1: receive error.	RW	0
		Writing 1 to the bit will clear the bit.		
		When stop bit detect error, or parity error, or clock error		
		TX FIFO Error.		
3	TFER1	0: No Error	RW	0
	11 2112	1: Error	'``	
		Writing 1 to the bit will clear the bit and reset the TX FIFO.		
		RX FIFO Error.		
2	RXER1	0: No Error	RW	0
-	TOTELLE	1: Error		
		Writing 1 to the bit will clear the bit and reset the RX FIFO.		
		TX IRQ Pending Bit.		
1	TIP1	0: No IRQ	RW	1
_	=	1: IRQ		_
		Writing 1 to the bit to clear the bit.		
		RX IRQ Pending Bit.		
0	RIP1	0: No IRQ	RW	0
		1: IRQ		
		Writing 1 to the bit to clear it.		

## 10.4.3.5 UART1\_BR

### **UART1 BAUDRATE divider register**

Offset=0x0010

Bits	Name	Description	Access	Reset
		UART1 TX BAUDRATE divider		
31:16	TXBRDIV1	Baud Rate	RW	0.0020
31:16	IVPKDIAT	= Clock_source/Baud Rate divider	KVV	0x0028
		Clock_source=HOSC or CK24M, selected by CMU_UART1CLK[0]		
	RXBRDIV1	UART1 BAUDRATE divider		
15:0		Baud Rate	DVA	0x0028
		= Clock_source/Baud Rate divider	RW	UXUU28
		Clock_source=HOSC or CK24M, selected by CMU_UART1CLK[0]		

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



#### 10.5 SPI

The SPI module is designed according to Motorola serial peripheral interface protocols. It can be configured as either a master or slave device. It can generate a large range of SPI clock so as to communicate with different devices supporting SPI protocols. Especially, this module support three operation mode: write & read, write only, read only mode.

SPI write & read mode use the MOSI pin to serially write instructions, addresses or data to the device. It also uses the MISO pin to read data or status from the device synchronous. This mode is designed to meet normal SPI application.

#### 10.5.1 Features

- ATS2825 integrated 2 SPI Interfaces: SPI1 and SPI0
- SPIO is for serial flash memory and support randomizer
- Support dual I/O write and read mode
- Support IRQ and DMA mode to transmit data
- SPI clock up to 60MHz

### 10.5.2 Register List

#### Table 10-9 SPI1 Registers Block Base Address

Name	Physical Base Address	KSEG1 Base Address
SPI1	0xC0150000	0xC0150000

#### Table 10-10 SPI1 Registers Offset Address

Offset	Register Name	Description
0x0000	SPI1_CTL	SPI Control Register
0x0004	SPI1_DRQ	SPI DRQ/IRQ Control Register
0x0008	SPI1_STA	SPI Status Register
0x000C	SPI1_CLKDIV	SPI Clock Divide Register
0x0010	SPI1_TXDAT	SPI Transmit FIFO Data Register
0x0014	SPI1_RXDAT	SPI Receive FIFO Data Register
0x0018	SPI1_BCL	SPI Byte Counter Low Register
0x001C	SPI1_BCH	SPI Byte Counter High Register

### 10.5.3 Register Description

### 10.5.3.1 SPI1\_CTL

#### **SPI1 Control Register**

Offset=0x0000

Bits	Name	Description	Access	Reset
31:12	-	Reserved	-	-
11:8	RLRS1	Config RX FIFO level for restart reading:1~15 When RX FIFO level is less than this number, restart to sending clock out, used only for read only mode.	RW	0x0C
7	SPI1_EN	SPI1 Enable 0: Disable 1: Enable	RW	0
6	SPI1_MS	SPI1 master/slave select	RW	0

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



		0: master		
		1: slave		
		LSB/MSB First Select		
5	SPI1_LM	0: transmit and receive MSB first	RW	0
		1: transmit and receive LSB first		
		SPI1 SS pin control output, this bit is valid only in master		
1	CDI1 CC	mode	RW	1
4	SPI1_SS	0: output low		
		1: output high		
	SPI1_MODE	SPI1 mode select		
		CPOL CPHA		
3:2		00: mode 0	RW	0x3
3.2		01: mode 1	KVV	UXS
		10: mode 2		
		11: mode 3		
		SPI1 write/read select		
1:0		00: write and read		
	SPI1_WR	01: write and read	RW	0
		10: write only		
		11: read only		

## 10.5.3.2 SPI1\_DRQ

## SPI1 DRQ/IRQControl Register

Offset=0x0004

Bits	Name	Description	Access	Reset
31:8	-	Reserved	-	-
7	SPI1_TDRQ_EN	SPI1 TX DRQ Enable, trigger DRQ when SPI1 TX FIFO at least 8 level empty; When DMA remain counter < 8, trigger DRQ until all data transfer completely; 0: disable 1: enable	RW	0
6	SPI1_RDRQ_EN	SPI1 RX DRQ Enable, trigger DRQ when SPI1 RX FIFO at least 8 level full.; When DMA remain counter < 8, trigger DRQ until all data received completely; 0: disable 1: enable	RW	0
5	TXAHB_DMA_SEL	SPI1 TX FIFO Bus Select 0: AHB Bus 1:DMA Bus	RW	0
4	RXAHB_DMA_SEL	SPI1 RX FIFO Bus Select 0: AHB Bus 1:DMA Bus	RW	0
3	SPI1_TIRQ_EN	SPI1 TX IRQ Enable, trigger SPI1 TX IRQ when SPI1 TX FIFO is empty.  0: disable 1: enable	RW	0
2	SPI1_RIRQ_EN	SPI1 RX IRQ Enable, trigger SPI1 RX IRQ when SPI1 RX FIFO is not empty.  0: disable 1: enable	RW	0
1	SPI1_TIRQ_PD	SPI1 TX IRQ Pending, Write 1 to this bit will clear it.	RW	1



		0: No TX IRQ Pending		
		1: TX IRQ Pending.		
		SPI1 RX IRQ Pending, Write 1 to this bit will clear it.		
0	SPI1_RIRQ_PD	0: No RX IRQ Pending	RW	0
		1: RX IRQ Pending.		

## 10.5.3.3 SPI1\_STA

### **SPI1 Status Register**

Offset=0x0008

Bits	Name	Description	Access	Reset
31:8	-	Reserved	-	-
		SPI1 TX FIFO Empty		
7	TXEM	0: not empty	R	1
		1: empty		
		SPI1 TX FIFO Full		
6	TXFU	0: not full	R	0
		1: full		
		SPI1 RX FIFO Empty		
5	RXEM	0: not empty	R	1
		1: empty		
		SPI1 RX FIFO Full		
4	RXFU	0: not full	R	0
		1: full		
		SPI1 master mode busy status bit.		
		The bit is automatically clear when all data have been send out or		
		received and SPISCK has finished; and automatically setup in		
3	SPI1_BUSY	transmitting/receiving status ; this bit is valid only in SPI1 master	R	0
		mode;		
		0: SPI1 idle status		
		1: SPI1 busy status		
		SPI1 TX FIFO error Pending. Writing 1 to this bit will clear it and		
2	TXER	reset the TX FIFO, otherwise unchanged.	RW	0
		This bit set when SPI1 TX FIFO is wrote overflow;		
		SPI1 RX FIFO error Pending. Writing 1 to this bit will clear it and		
1	RXER	reset the TX FIFO, otherwise unchanged.	RW	0
		This bit set when SPI1 RX FIFO is wrote or read overflow;		
0	-	Reserved	ı	-

## 10.5.3.4 SPI1\_CLKDIV

### **SPI1 Clock Divider Register**

Offset=0x000C

Bits	Name	<b>Description</b> A		Reset
31:7	-	Reserved		-
		Data/Address Width. Select		
6	DAWS	0: 8 bit data and address, low 8 bit	RW	0
		1: 32 bit data and address		
_	TVCED	TX Convert Endian bit, only used in 32bit mode:	DVA	0
5	TXCEB	0: not convert Endian	RW	0



		0x76543210 ->0x76543210		
1: co		1: convert Endian		
	0x76543210 ->0x10325476			
	RX Convert Endian bit, only used in 32bit mode:			
		0: not convert Endian		
_	DVCED	0x76543210 ->0x76543210	DVA	0
4	RXCEB	1: convert Endian	RW	0
		0x76543210 ->0x10325476		
		When in 8 bit mode, this bit have no effect		
		SPI1 Clock Divide Factor [3:0]		
		0000 /1		
		0001 /2		
2.0	CDI1 CLKDIV	0010 /4	D) 4	0
3:0	SPI1_CLKDIV		RW	0
		1111 /30		
		SPI1 clock =		
		SPI1 source clock/ (SPI1_CLKDIV[3:0]*2)		

### 10.5.3.5 SPI1\_TXDAT

#### **SPI1 Transmit FIFO Data Register**

Offset=0x0010

Bits	Name	Description	Access	Reset
31:0	SPI1_TXDAT	SPI1 Data[7:0]	W	0

### **10.5.3.6** SPI1\_RXDAT

#### **SPI1** Receive FIFO Data Register

Offset=0x0014

Bits	Name	Description	Access	Reset
31:0	SPI1_RXDAT	SPI1 Data[7:0]	R	0

### 10.5.3.7 SPI1\_BCL

# SPI1 Bytes Count Register, this register is used for setting SPI1 bytes counter bits in the SPI1 read mode only.

Offset=0x0018

Bits	Name	Description		Reset
31:16	-	Reserved	-	-
15:0	SPI1_BCL	Bytes Counter Low bits [15: 0]		0

### 10.5.3.8 SPI1\_BCH

#### SPI1 Bytes Count Register, this register is used for setting SPI1 I/O mode and delay chain.

Offset=0x001C

Bits	Name	Description		Reset
31:8	-	Reserved		-
7	SPI1_IO	<b>SPI1 data I/O mode select</b> (valid when SPI1 select write or read only mode)	RW	0



	i			
		0: 1x I/O mode select		
		1: 2x I/O mode select		
		SPI1 delay chain enable		
6	SPI1_DELAY_EN	0: Disable	RW	0
		1: Enable		
		SPI1 read clock delay time (valid when SPI1 select write/read		
	5:4 SPI1 DELAY	and read mode)		
5:4		00: delay 2 ns	RW	0
3.4	JFII_DLLAI	01: delay 4 ns	IVV	U
		10: delay 8 ns		
		11: delay 12 ns		
		<b>Read Start Control</b> , write 1 to start read clock, valid when SPI1		
3	SPI1_RS	select read only mode. (When transfer is finished, this bit will	RW	0
		be auto cleared)		
2:0	-	Reserved	-	-

Page 72

 $\textbf{Copyright}^{\circledcirc} \textbf{ 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.}$ 



## 11 Audio Interface

#### 11.1 I2S

#### 11.1.1 Features

- Support I2S Transmitter (TX) and I2S Receiver (RX) with master mode and slave mode synchronously
- I2S Support Sample Rate of 8k/12k/11.025k/16k/22.05k/24k/32k/44.1k/48k/96kHz

## 11.1.2 Register List

#### Table 11-1 DAC\_I2S Controller Registers Address

Name	Physical Base Address	KSEG1 Base Address
DAC_Control_Register	0xC0050000	0xC0050000

#### Table 11-2 DAC\_I2S Controller Registers

Offset	Register Name	Description
0x00	DAC_DIGCTL	DAC Digital Control Register

## **11.1.3** Register Description

## 11.1.3.1 DAC\_DIGCTL

### DAC Digital Control Register

Offset = 0x00

Bit (s)	Name	Description	Access	Reset
31:16	-	Reserved	-	-
		I2S Loopback Enable:		
		0x0: Disable		
11	12SLPEN	0x1: Enable	RW	0x0
		Note, when enable, I2Stx sends clock and data to		
		I2Srx.		
		I2S Mode:		
10	I2SM	0x0: Master	RW	0x0
		0x1: Slave		
		I2STX Enable:		
9	12STXEN	0x0: Disable	RW	0x0
		0x1: Enable		
		I2SRX Enable:		
8	12SRXEN	0x0: Disable	RW	0x0
		0x1: Enable		
7:0	-	Reserved	-	-



### 11.2 SPDIF TX

#### **11.2.1 Features**

- SPDIF supports transmitter mode only.
- SPDIFTX supports sample rate of 192k/96k/48k/44.1k/32kHz.

## 11.2.2 Register List

#### **Table 11-3 SPDIFTX Controller Registers Address**

Name	Physical Base Address	KSEG1 Base Address
SPDIFTX_Control_Register	0xC0052000	0xC0052000

#### **Table 11-4 SPDIFTX Controller Registers**

Offset	Register Name	Description
0x00	SPDTX_CTL	SPDIFTX Control Register
0x04	SPDTX_CSL	SPDIFTX Channel State Low Register
0x08	SPDTX_CSH	SPDIFTX Channel State High Register

## 11.2.3 Register Description

### 11.2.3.1 SPDTX\_CTL

#### **SPDIFTX Control Register**

Offset = 0x00

Bit (s)	Name	Description	Access	Reset
31:1	-	Reserved	=	-
		SPDIFTX Enable.		
0	SPDEN	0: Disable (will reset TX state machine)	RW	0
		1: Enable		

#### 11.2.3.2 **SPDTX\_CSL**

#### SPDIFTX Channel State Low Register

Offset = 0x04

Bit (s)	Name	Description	Access	Reset
31:0 SPDCSL	SPDCSL	SPDIFTX Channel State Low.	W	V
31.0	31 DC3L	(Channel state bit31 to bit0.)	•	^

#### 11.2.3.3 SPDTX\_CSH

#### SPDIFTX Channel State High Register

Offset = 0x08

Bit (s)	Name	Description	Access	Reset
31:16	-	Reserved	-	-
15:0	SPDCSH	SPDIFTX Channel State High.	W	Х

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.





(Channel state bit47 to bit32.)

Page 75

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



## 12 User Interface (UI)

## 12.1 LCD Controller (LCDC)

#### **12.1.1 Features**

- RGB565 source data format
- Source data Transfer to FIFO by DMA
- Support 8-bit active (TFT) LCD panels with digital CPU input interface
- Support read and write operation

### **12.1.2 Function Description**

#### 12.1.2.1 RGB888 to RGB565 conversion

This module can convert 24bits RBG format to 16bits RGB before translating to LCD Panel.

#### 12.1.2.2 Source DATA transfer channel

Source data is transferred to frame FIFO through DMA.

#### **12.1.2.3** Source DATA

This LCDC can transfer YCbCr444 or RGB565 format data by setting bit SDT of register LCD\_CTL.

#### 12.1.2.4 External Memory Interface

The External Memory Interface Supports 8-bit or 16-bit CPU LCD. It is used to sent command to CPU LCD and read data back from CUP LCD to LCDC.

CPU can write or read through EXTMEM\_DATA to access the extended bus according to IFSEL of EXTMEM\_CTL.

When it is set to 8bit interface, CPU writes or reads the lowest 8 bits of EXTMEM\_DATA, the bus accesses the lower 8bit data bus. When it is set to 16bit interface, CPU writes or reads the lowest 16 bits of EXTMEM DATA, the bus accesses the 16 bit data bus.






Figure 12-1 LCD Controller Write Timing

#### Write Timing:

a to b is the low state of writing cycle, the cycles depends on CLKLDU b to c is the high state of writing cycle, the cycles depends on CLKHDU a to c is a writing cycle,

When CPU writes EXTMEM\_DATA register, the EXTMEM CEB is driven to low level, the host will drive the EXTMEM Data bus until the EXTMEM Write cycle is over. When the EXTMEM CEB is low level, the LCM will be chip selected.

The EXTMEM Write signal will be driven to low level until the low state counter is CLKLDU, then the write signal will be driven to high level until the high state counter is CLKHDU. The device will latch the data at the rise edge of EXTMEM Write.




Figure 12-2 LCD Controller Read Timing

#### **Read Timing:**

a to b is the low state of reading cycle, the cycles depends on CLKLDU b to c is the high state of reading cycle, the cycles depends on CLKHDU

a to c is a read cycle

When CPU reads EXTMEM\_DATA register, the EXTMEM CEB is driven to low level until the EXTMEM Read cycle is over. When the EXTMEM CEB is low level, the LCM will be chip selected. The EXTMEM Read signal will be driven to low level until the low state counter is CLKLDU, then the read signal will be driven to high level until the high state counter is CLKHDU. When EXTMEM Read is low level, the LCM will drive the EXTMEM Data bus.

### **12.1.2.5 CPU IF timing**

Table 12-1 Control signal define



RS	R/W	Function
0	0	Sets Index Register
0	1	Read Status
1	0	Writes Instruction
1	1	Reads Instruction




Figure 12-3 CPU LCD Timing




Figure 12-4 LCD Controller 8080 mode bus

## 12.1.3 Register List

Table 12-2 LCD Controller Registers base address

Name	Physical Base Address	KSEG1 Base Address
LCDC	0xC00D0000	0xC00D0000

Table 12-3 RTC Controller Registers

Offset	Register Name	Description
0x0000	LCD_CTL	LCD Control Register
0x0004	LCD_CLKCTL	LCD and EXTMEM Clock adjust Register
0x0008	EXTMEM_CTL	Extended Memory Interface Control Register
0x000c	EXTMEM_CLKCTL	Extended Memory Interface DATA Register
0x0010	EXTMEM_DATA	Extended Memory Interface DATA Register

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



## **12.1.4** Register Description

#### LCD\_CTL 12.1.4.1

LCD controller control register Offset=0x0000

Bits	Name	Description	Access	Reset
		LCD Data translate Finish		
31	LCDFI	0: busy	RW	0
31	LCDFI	1: finish	KVV	0
		Write 1 to clear the bit.		
30:11	-	Reserved	-	_
		FIFO Empty Status		
10	FIFOET	0: Not Empty	R	0
		1: Empty		
9:8	-	Reserved	-	-
		FIFO Empty DRQ Enable.		
		0: Disable		
7	EMDE	1: Enable	RW	0
		This bit should be enabled when DMA is used to transmit the LCD		
		data.		
6:5	-	Reserved	-	_
		RGB Format Select:		
4	FORMATS	0: 8bit (RGB 565 2transfer)	RW	0
		1:16bit (RGB 565 1transfer)		
		RGB Sequence.		
3	SEQ	0: RGB	RW	0
		1: BGR		
2:1	-	Reserved	_	_
		LCD controller Enable.		
		0: Disable		
0	EN	1: Enable	RW	0
U	LIN	<b>Note:</b> before setting this bit all other setting of LCDC should be set.	IVAA	U
		This bit would be cleared by hardware after AHB Clock is		
		synchronized with LCD Clock.		

## 12.1.4.2 LCD\_CLKCTL

LCD and EXTMEM Clock adjust Register Offset=0x0004

Bits	Name	Description	Access	Reset
31:12	=	Reserved	-	-
11:8	CLKHDU	Clock High Level Duration (from LCD_CLK). from 1 to 16 (CLKHDU +1)	RW	0xF
7:4	-	Reserved	-	-
3:0	CLKLDU	Clock Low Level Duration (from LCD_CLK) from 1 to 16 (CLKLDU +1)	RW	0xF

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



## 12.1.4.3 **EXTMEM\_CTL**

Extended Memory Interface Control Register

Offset=0x0008

Bits	Name	Description	Access	Reset
		Choose the Chip Select of extended memory		
		Interface		
		001:CE0		
		010:CE1		
31:29	CESEL	011:CE2	RW	101
		100:CE3		
		101:CE4		
		Others: Reserved		
		Note: Write or read from LCDM, must select CE4		
28:9	-	Reserved	-	-
		Choose the 8bits/16bits bus interface		
8	IFSEL	0: 8 bits interface	RW	0
		1: 16 bits interface		
7:1	-	Reserved	-	-
		RS select		
		0:RS output low voltage level		
0	RS	1:RS output high voltage level	RW	0
		RS is low or high voltage in the case of writing		
		INDEX/DATA/REG in different LCM		

## 12.1.4.4 EXTMEM\_CLKCTL

EM clock control register

Offset=0x000c

Bits	Name	Description	Access	Reset
31:12	-	Reserved	-	-
11:8	IFX( I K H	Clock High Level Duration (from AHB_CLK). from 1 to 16 (EXCLKH +1)	RW	0xF
7:4	-	Reserved	_	-
3:0	EXCLKL	Clock Low Level Duration (from AHB_CLK) from 1 to 16 (EXCLKL +1)	RW	0xF

**NOTE:** EXTMEM use clock from AHB\_CLK, when use EXTMEM to sent command to LCDM or read data from LCDM, this register should be set to obtain perfect operation clock.

#### **12.1.4.5 EXTMEM\_DATA**

Extended Memory Interface DATA Register

Offset=0x0010

Bits	Name	Description		Reset
31:16	-	Reserved	-	-
15:8	EXT_DATAH	The higher 8bit data bus of extended interface	RW	0x0
7:0	EXT_DATAL	The lower 8bit data bus of extended interface	RW	0x0



## 12.2 SEG\_LCD&LED controller

#### 12.2.1 Features

- Support 3com / 4com / 5com / 6com SEG\_LCD Driving Timing
- Support 4com or 8com DIG\_LED Driving Timing
- Support 7 / 8 pin matrix\_LED driving timing
- Support LED segment analog constant current configuration
- Support HOSC / LOSC for SEG\_LCD & DIG\_LED clock source

## 12.2.2 Register List

#### Table 12-4 SEG\_SREEN Registers base address

Name	Physical Base Address	KSEG1 Base Address
SEG_SREEN	0xC00E_0000	0xC00E0000

#### Table 12-5 SEG\_SREEN Registers

Offset	Register Name	Description
0x0000	SEG_SREEN_CTL	Seg LCD control register
0x0004	SEG_SREEN_DATA0	Seg LCD data register0
0x0008	SEG_SREEN_DATA1	Seg LCD data register1
0x000C	SEG_SREEN_DATA2	Seg LCD data register2
0x0010	SEG_SREEN_DATA3	Seg LCD data register3
0x0014	SEG_SREEN_DATA4	Seg LCD data register4
0x0018	SEG_SREEN_DATA5	Seg LCD data register5

## **12.2.3** Register Description

### 12.2.3.1 SEG\_SREEN\_CTL

#### Offset=0x0000

Seg-screen control register

Bits	Name	Description	Access	Reset
31:8	-	Reserved	-	-
		Dead zone:		
		The com of LED will got a "dead zone", this register		
		define the width of the dead zone:		
9:8	LED_COM_DZ	00b: no dead zone between LED COM Beats	RW	0x0
		01b: 1/32 of the LED COM beat will be dead zone		
		10b: 2/32 of the LED COM beat will be dead zone		
		11b: 3/32 of the LED COM beat will be dead zone		
		Segment Off		
7	SEGOFF	0:Segment is always off	RW	0x0
′	SEGUFF	1:Segment value is according to LCD_DATA	K VV	UXU
		P.S. Only active in COM/SEG or Digit-LED Mode		
6	-	Reserved	_	-

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



5	LCD_OUT_EN	LCD&LED pad output Enable select: 0: the pads of seg_LCD and LED will output "high_Z". 1: the pads of seg_LCD and LED output signal as its timing.	RW	0x0
4	REFRSH	Refresh LCD/LED Data 0:Hold LCD_DATA Refresh LCD/LED panel according to the LCD_DATA buffer value 1:Update LCD_DATA Refresh the LCD_DATA buffer value from LCD_DATA register  P.S. Only active in COM/SEG or Digit-LED Mode; When updating the value of LCD_DATA register, write "1" to this bit, the hardware will clear this bit when the LCD_DATA has been updated.	RW	0x0
3:0	MODE_SEL	Mode Select  0b0000: 3Com, 1/3 Bias SEG/COM LCD Frame-Invert  0b0001: 3Com, 1/3 Bias SEG/COM LCD Row-Invert  0b0010: 4Com, 1/3 Bias SEG/COM LCD Frame-Invert  0b0011: 4Com, 1/3 Bias SEG/COM LCD Row-Invert  0b0100: 5Com, 1/3 Bias SEG/COM LCD Frame-Invert  0b0101: 5Com, 1/3 Bias SEG/COM LCD Row-Invert  0b0101: 6Com, 1/3 Bias SEG/COM LCD Frame-Invert  0b0110: 6Com, 1/3 Bias SEG/COM LCD Frame-Invert  0b0101: 4Com Digit-LED Common-Cathode Mode  0b1001: 4Com Digit-LED Common-Anode Mode  0b1010: 8Com Digit-LED Common-Anode Mode  0b1011: 8Com Digit-LED Common-Anode Mode  0b1010: 7Matrix_LED mode	RW	0x0

## 12.2.3.2 SEG\_SREEN\_DATA0

Offset=0x0004

Seg-screen data register0

Bits	Name	Description	Access	Reset
	СОМО_ВҮТЕЗ	SEG/COM Mode: COM0_SEG[31:24].  Digit-LED Mode: COM3_seg[7:0]		0x0
		When set to "1", the cross of COM and SEG is ON; Else is OFF.		

Version 1.6 Page 82

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



		SEG/COM Mode: COM0_SEG[23:16].		
23:16	1(()1\/1() KY1F/	Digit-LED Mode: COM2_seg[7:0]	RW	0x0
		Matrix_LED Byte2.		
-		SEG/COM Mode:		
		COM0_SEG[15:8].		
15:8	COM0_BYTE1	Digit-LED Mode:	RW	0x0
		SEG/COM Mode:		
		COM 0_SEG[7:0].		
7:0	II ( )IV/III KYIEII	Digit-LED Mode: COM0_seg[7:0]	RW	0x0
		Matrix_LED		
		Byte0.		

#### SEG\_SREEN\_DATA1 12.2.3.3

Offset=0x0008

Seg-screen data register1

Bits	Name	Description	Access	Reset
		SEG/COM Mode: COM1_SEG[31:24].		
31:24	COM1_BYTE3	Digit-LED Mode: COM7_seg[7:0]  Matrix_LED Byte7.	RW	0x0
23:16	COM1_BYTE2	SEG/COM Mode: COM1_SEG[23:16].  Digit-LED Mode: COM6_seg[7:0]  Matrix_LED Byte6	RW	0x0

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



		SEG/COM Mode: COM1_SEG[15:8].		
15:8	I( ( )IV/I I KY I F I	Digit-LED Mode: COM5_seg[7:0]	RW	0x0
		Matrix_LED		
		Byte5		
		SEG/COM Mode:		
		COM1_SEG[7:0].		
7:0	COM1_BYTE0	Digit-LED Mode: COM4_seg[7:0]	RW	0x0
		Matrix_LED		
		Byte4		

## 12.2.3.4 SEG\_SREEN\_DATA2

Offset=0x000C

Seg-screen data register2

Bits	Name	Description	Access	Reset
31:0	COM2_WORD	SEG/COM Mode: COM2_SEG[31:0].	RW	0x0
		if the xTH bit of this register is "1", Com2_seg-x will on.		

### 12.2.3.5 SEG\_SREEN\_DATA3

Offset=0x0010

Seg-screen data register3

0 -				
Bits	Name	Description	Access	Reset
		SEG/COM Mode:		
31:0	COM3_WORD	COM3_SEG[31:0].	RW	0x0
		if the xTH bit of this register is "1", Com3_seg-x will on.		

## 12.2.3.6 SEG\_SREEN\_DATA4

Offset=0x0014

Seg\_screen data register4

Bits	Name	Description	Access	Reset
		SEG/COM Mode: COM4_SEG[31:0]		
31:0		COM4_SEG[31:0].  if the xTH bit of this register is "1", Com4_seg-x will on.	RW	0x0

### 12.2.3.7 SEG\_SREEN\_DATA5

Offset=0x0018

Seg\_screen data register5

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



Bits	Name	Description	Access	Reset
		SEG/COM Mode:		
31:0	COM5_WORD	COM5_SEG[31:0].	RW	0x0
		if the xTH bit of this register is "1", Com5_seg-x will on.		

Page 85

 $\textbf{Copyright}^{\circledcirc} \textbf{ 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.}$ 



## 13 GPIO and I/O Multiplexer

#### 13.1 Features

#### **GPIO (General Purpose Input /Output) MFP:**

GPIO can output 0 or 1 and detect the signal level of the external circuit. Each GPIO has its own enable control bit and data registers. But the PADs are limited, so MFP module is designed for multiplexing these PADs.

- Some PAD has internal pull down or pull up resistors
- Driving strength can be adjusted, Level (n) corresponds to (2n) mA
- Automatically switching PAD function
- Support 4 channels PWM output, frequency ranges from 0.015625Hz~80K, adjustable. Under normal mode, PWM can output 256 kinds of duty cycles; Under breath mode, PWM support breathing lights.

#### SIO (Special Input /Output) MFP:

There are 10 Special I/O ports to bring more flexible application possibility.

Settings in actual practice please consult our engineers. The multiplexing relationship can be found in *Chapter 13 Pin Description*.

### 13.2 Operation Manual

### 13.2.1 Multi-function Switch Operation

- 1. Some pin can be multiplexed as three kinds of functions: module function (MFP), GPIO function, Analog function, which can be configured by setting registers of MFP\_CTLx, GPIOINEN / GPIOOUTEN, and AD Select.
- 2. The function priority of some multiplexed pin are Analog function > GPIO function > MFP function. GPIO and MFP are digital functions.
- 3. Some pin can be multiplexed as analog function and digital function. If the pin is used as digital function, it must be disabled analog function firstly by setting AD\_Select register.
- 4. Some MFP modules have itself pull-up and pull-down resistors, referring the chapter Pad PU control register and Pad PD control register; when the pin is multiplexed as MFP module function, the modules pull-up/pull-down resistors will be enabled automatically and the pull-up/pull-down resistors of GPIOs must be DISABLED, or the voltage level and functions will be abnormal.
- 5. Those multiplexing registers are AD\_SELECT and AD\_SELECT1.



## 13.2.2 GPIO Output




Figure 13-4 GPIO Output Configuration

## 13.2.3 GPIO Input




Figure 13-5 GPIO Input Configuration

## **13.2.4 SIO Output**

Refer to the procedure as follows to configure an analog pin MICINL as a digital function such as SIO0.






Figure 13-6 SDIO Output Configuration

## 13.2.5 GPIO Output/Input Loop Test




Figure 13-7 GPIO In/Out Loop Test

Version 1.6 Page 88

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



## 13.2.6 PWM Configure




Figure 13-8 PWM Configuration

For example, if Duty =50% and the Blinking period is two seconds, T=2/256, the Frequency of the PWM controller clock is 1/T=128Hz, So CMU\_PWMxCLK can be configured as 0xF9, PWMx\_CTL can be configured as 0x0800007F.

## 13.3 Register List

Table 13-1 GPIO\_MFP Controller Registers Address

Name	Physical Base Address	KSEG1 Base Address
GPIO_MFP	0xC0090000	0xC0090000

Table 13-2 GPIO&MFP Controller Registers

Offset	Register Name	Description
<b>GPIO</b> Register		
0x0000	GPIOAOUTEN	GPIOA Output Enable
0x0004	GPIOAINEN	GPIOA Input Enable
0x0008	GPIOADAT	GPIOA Data
0x000C	GPIOAPUEN	GPIOA 50K/100K PU Enable
0x0010	GPIOAPDEN	GPIOA 50K/100K PD Enable
0x0014	GPIOBOUTEN	GPIOB Output Enable
0x0018	GPIOBINEN	GPIOB Input Enable
0x001C	GPIOBDAT	GPIOB Data
0x0020	GPIOBPUEN	GPIOB 100K PU Enable
0x0024	GPIOBPDEN	GPIOB 100K PD Enable
0x0028	SIO_OUTEN	SIO Output Enable
0x002C	SIO_INEN	SIO Input Enable
0x0030	SIO_DAT	SIO Data
0x0034	SIO_PUEN	SIO 50K PU Enable
0x0038	SIO_PDEN	SIO 50K PD Enable
0x003C	GPIOB0_CTL	GPIOB0 Control
PWM Register		
0x0048	PWM0_CTL	PWM0 Output Control

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



0x004C	PWM1_CTL	PWM1 Output Control
0x0050	PWM2_CTL	PWM2 Output Control
0x0044	PWM3_CTL	PWM3 Output Control
MFP Register		
0x0054	MFP_CTL0	Multiplexing Control 0
0x0058	MFP_CTL1	Multiplexing Control 1
0x005C	MFP_CTL2	Multiplexing Control 2
0x0060	MFP_CTL3	Multiplexing Control 3
Analog/Digita	l Select Register	
0x0064	AD_SELECT	Analog/Digital Select
0x00A4	AD_SELECT1	Analog/Digital Select 1
PAD Drive Reg	ister	
0x0068	PADPUPD	PAD PU PD Resistance Enable
0x006C	PAD_SMIT	PAD Schmitt Control Register
0x0070	PADDRV0	PAD Drive Capacity Select 0
0x0074	PADDRV1	PAD Drive Capacity Select 1
0x0078	PADDRV2	PAD Drive Capacity Select 2
0x007C	PADDRV3	PAD Drive Capacity Select 3
0x0040	PADDRV4	PAD Drive Capacity Select 4
<b>LED Register</b>		
0x008C	LED_SEG_RC_EN	LED SEG Restrict Current Enable
0x0090	LED_SEG_BIAS_EN	LED SEG Bias Current Enable

## **13.4 GPIO Register Description**

### **13.4.1 GPIOAOUTEN**

GPIOA Output Enable Register Offset=0x00

Bit (s)	Name	Description	Access	Reset
		GPIOA[31:0] Output Enable.		
31:0	GPIOAOUTEN	0: Disable	RW	0x0
		1: Enable		

### **13.4.2 GPIOAINEN**

GPIOA Input Enable Register Offset=0x04

Bit (s)	Name	Description	Access	Reset	
		GPIOA[31:0] Input Enable.			
31:0	GPIOAINEN	0: Disable	RW	0x0	
		1: Fnable			

## **13.4.3 GPIOADAT**

**GPIOA Data Register** 

Offset=0x08

Bit (s)	Name	Description	Access	Reset
31:0	GPIOADAT	GPIOA[31:0] Input/Output Data.	RW	0x0

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



### **13.4.4 GPIOAPUEN**

GPIOA 50K PU Enable Register

Offset=0x0C

Bit (s)	Name	Description	Access	Reset
31:0	GPIOAPUEN	GPIOA[20:0] and GPIOA[28:31] 100K PU Enable. GPIOA[21:27] 50K PU Enable. 0: Disable 1: Enable	RW	0x10000

#### **13.4.5 GPIOAPDEN**

GPIOA 50K PD Enable Register

Offset=0x10

Bit (s)	Name	Description	Access	Reset
31:0	GPIOAPDEN	GPIOA[20:0] and GPIOA[28:31] 100K PD Enable. GPIOA[21:27] 50K PD Enable. 0: Disable 1: Enable	RW	0x0

#### 13.4.6 GPIOBOUTEN

**GPIOB Output Enable Register** 

Offset=0x14

Bit (s)	Name	Description	Access	Reset
31:13	-	Reserved	-	-
		GPIOB[12:1] Output Enable.		
12:1	GPIOBOUTEN	0: Disable	RW	0x0
		1: Enable		
0	-	Reserved	-	=

#### **13.4.7 GPIOBINEN**

**GPIOB Input Enable Register** 

Offset=0x18

Bit (s)	Name	Description	Access	Reset
31:13	-	Reserved	-	-
		GPIOB[12:1] Input Enable.		
12:1	GPIOBINEN	0: Disable	RW	0x0
		1: Enable		
0	-	Reserved	-	-

### **13.4.8 GPIOBDAT**

**GPIOB Data Register** 

Offset=0x1C

Bit (s)	Name	Description	Access	Reset
31:13	-	Reserved	-	-
12:1	GPIOBDAT	GPIOB[12:1] Input/Output Data.	RW	0x0



п					
	0	-	Reserved	1	-

### **13.4.9 GPIOBPUEN**

GPIOB 50K PU Enable Register

Offset=0x20

Bit (s)	Name	Description	Access	Reset
31:13	-	Reserved	-	-
		GPIOB[12:1] 100K PU Enable.		
12:1	GPIOBPUEN	0: Disable	RW	0x0
		1: Enable		
0	-	Reserved	-	-

#### 13.4.10 **GPIOBPDEN**

**GPIOB 50K PD Enable Register** 

Offset=0x24

Bit (s)	Name	Description	Access	Reset
31:13	-	Reserved	-	-
		GPIOB[12:1] 100K PD Enable.		
12:1	GPIOBPDEN	0: Disable	RW	0x0
		1: Enable		
0	-	Reserved	-	-

#### SIO\_OUTEN 13.4.11

SpecialIO Output Enable Control Register

Offset = 0x28

Bit (s)	Name	Description	Access	Reset
31:10	=	Reserved	-	-
		SpecialIO[9:0] Output Enable.		
9:0	SIO_OUTEN1	0: Disable	RW	0x0
		1: Enable		

#### 13.4.12 SIO\_INEN

SpecialIO Input Enable Control Register

Offset = 0x2C

Bit (s)	Name	Description	Access	Reset
31:10	-	Reserved	=	-
		SpecialIO[9:0] Input Enable.		
9:0	SIO_INEN	0: Disable	RW	0x0
		1: Enable		

#### SIO\_DAT 13.4.13

SpecialIO DATA Register

Offset = 0x30

Bit (s)	Name	Description	Access	Reset

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



31:10	-	Reserved	-	-
		SpecialIO[9:0] Input/Output Data.		
9:0	SIO_DAT	SIO0~SIO5 is AVCC Domain;	RW	0x0
		SIO6~SIO9 is VCC Domain.		

## 13.4.14 SIO\_PUEN

SpecialIO PULL UP Enable Control Register

Offset = 0x34

Bit (s)	Name	Description	Access	Reset
31:10	-	Reserved	-	-
		SpecialIO[9:0] 50K PULL UP Enable.		
9:0	SIO_PUEN	0: Disable	RW	0x0
		1: Enable		

## 13.4.15 SIO\_PDEN

SpecialIO PULL DOWN Enable Control Register

Offset = 0x38

Bit (s)	Name	Description	Access	Reset
31:10	-	Reserved	-	-
		SpecialIO[9:0] 50K PULL DOWN Enable.		
9:0	SIO_PDEN	0: Disable	RW	0x0
		1: Enable		

## 13.4.16 **GPIOBO\_CTL**

GPIOBO Control Register (RTCVDD)

Offset = 0x3C

Bit (s)	Name	Description	Access	Reset
31:11	-	Reserved	-	-
		00: GPIOB0 is used as digital function 01: GPIOB0 is used as LRADC1 (Analog		
10:9	GPIOBO_MFP	Function), 10: Reserved 11: Reserved	RW	0x0
8:7	GPIOB0_DRV	GPIOBO PAD Drive Control 00: Level 1 01: Level 2 10: Level 4 11: Level 8	RW	0x1
6:5	-	Reserved	-	-
4	GPIOB0OUTEN	GPIOBO Output Enable. 0: Disable 1: Enable	RW	0x0
3	GPIOB0INEN	GPIOBO Input Enable. 0: Disable 1: Enable	RW	0x0
2	GPIOB0DAT	GPIOBO Input/Output Data.	RW	0x0
1	GPIOB0PUEN	GPIOBO 100K PU Enable.	RW	0x0



		0: Disable 1: Enable		
0	GPIOBOPDEN	GPIOBO 100K PD Enable. 0: Disable	RW	0x0
		1: Enable		

# 13.5 PWM Register Description

## 13.5.1 PWM0\_CTL

PWM0 Output Control Register Offset=0x48

Bit (s)	Name	Description	Access	Reset
31:28	-	Reserved	-	-
27	POL_SEL	Polarity select: 0:PWM low voltage level active 1:PWM high voltage level active Only Active in Normal Mode	RW	0x0
26	MODE_SEL	Mode Select: 0: Normal_Mode 1: Breath_Mode	RW	0x0
25:24	Q	Time of Every Duty =1/3232/32: Time of climb up and fall down: T2= (Q+1)*32*32t t is the period of CMU_PWM	RW	0x0
23:16	н	Time of Duty =32/32 : High Level Time = H*32t t is the period of CMU_PWM	RW	0x0
15:8	L	Time of Duty =0/32 : Low Level Time = L*32t t is the period of CMU_PWM	RW	0x0
7:0	DUTY	Duty Select: T Active = (Duty+1)/256 Only Active in Normal Mode	RW	0x0

## 13.5.2 PWM1\_CTL

PWM1 Output Control Register Offset=0x4C

Bit (s)	Name	Description	Access	Reset
31:28	-	Reserved	-	-
27	POL_SEL	Polarity select: 0:PWM low voltage level active 1:PWM high voltage level active Only Active in Normal Mode	RW	0x0
26	MODE_SEL	Mode Select: 0: Normal_Mode 1: Breath_Mode	RW	0x0
25:24	Q	Time of Every Duty =1/3232/32: Time of climb up and fall down: T2= (Q+1)*32*32t t is the period of CMU_PWM	RW	0x0



23:16	Н	Time of Duty =32/32 : High Level Time = H*32t t is the period of CMU_PWM	RW	0x0
15:8	L	Time of Duty =0/32 : Low Level Time = L*32t t is the period of CMU_PWM	RW	0x0
7:0	DUTY	Duty Select: T Active = (Duty+1)/256 Only Active in Normal Mode	RW	0x0

## 13.5.3 PWM2\_CTL

PWM2 Output Control Register Offset=0x50

Bit (s)	Name	Description	Access	Reset
31:28	-	Reserved	-	-
27		Polarity select:		0x0
	POL SEL	0:PWM low voltage level active	RW	
	FOL_SEE	1:PWM high voltage level active	IXVV	
		Only Active in Normal Mode		
		Mode Select:		
26	MODE_SEL	0: Normal_Mode	RW	0x0
		1: Breath_Mode		
		Time of Every Duty =1/3232/32:		
25:24	Q	Time of climb up and fall down: T2= (Q+1)*32*32t	RW	0x0
		t is the period of CMU_PWM		
	н	Time of Duty =32/32 :		
23:16		High Level Time = H*32t	RW	0x0
		t is the period of CMU_PWM		
	L	Time of Duty =0/32:		
15:8		Low Level Time = L*32t	RW	0x0
		t is the period of CMU_PWM		
	DUTY	Duty Select:		
7:0		T Active = (Duty+1)/256	RW	0x0
		Only Active in Normal Mode		

## 13.5.4 PWM3\_CTL

PWM3 Output Control Register Offset=0x44

Bit (s)	Name	Description	Access	Reset
31:28	-	Reserved	-	-
27	POL_SEL	Polarity select: 0:PWM low voltage level active 1:PWM high voltage level active Only Active in Normal Mode	RW	0x0
26	MODE_SEL	Mode Select: 0: Normal_Mode 1: Breath_Mode	RW	0x0
25:24	Q	Time of Every Duty =1/3232/32: Time of climb up and fall down: T2= (Q+1)*32*32t	RW	0x0



		t is the period of CMU_PWM		
		Time of Duty =32/32 :		
23:16	Н	High Level Time = H*32t	RW	0x0
		t is the period of CMU_PWM		
		Time of Duty =0/32:		
15:8	L	Low Level Time = L*32t	RW	0x0
		t is the period of CMU_PWM		
		Duty Select:		
7:0	DUTY	T Active = (Duty+1)/256	RW	0x0
		Only Active in Normal Mode		

# **13.6 MFP Register Description**

## 13.6.1 MFP\_CTL0

Multi-Function PAD Control Register 0 Offset=0x54

Bit (s)	Name	Description	Access	Reset
31:30	-	Reserved	-	-
29:27		000: SD_DAT3		0
		001: EM_D11		
		010: LCD_D11		
	GPIOA23	011: LCD_SEG13	RW	
	di lonzo	100: SPDIFTX	11,00	
		101: PWM2		
		110: UART_TX1		
		111: SD_DAT0		
		000: SD_DAT2		
		001: EM_D10		
		010: LCD_D10		0
26:24	GPIOA22	011: LCD_SEG12	RW	
20.24	GFIOAZZ	100: UART_TX1	11.00	0
		101: SIRQ0		
		110: IR_RX		
		111: PWM1		
		000: SD_DAT1		0
		001: EM_D9		
		010: LCD_D9		
23:21	GPIOA21	011: LCD_SEG11	RW	
25.21	GIIOAZI	100: UART_RX1	1	
		101: PWM0		
		110: SPI1_MOSI		
		111: Reserved		
		000: SD_DAT0		
20:18		001: EM_D8		
		010: LCD_D8		
	GPIOA20	011: LCD_SEG10	RW	0
		100: PWM2		
		101: SPI1_MISO		
		110:111: Reserved		
17:15	-	Reserved	-	-



		00: SD CLK0		
14:13		01: UART_TX1		
	GPIOA17	10: LCD_SEG15	RW	0
		11: SPI1_SCLK		
		00: SD_CMD		
		01: UART_RX1		
12:11	GPIOA16	10: LCD SEG14	RW	0
		11: SPI1_SS		
		00: LED SEG7		
		01: EM_D7		0
10:9	GPIOA15	10: LCD_D7	RW	
		11: LCD_SEG9		
		00: LED_SEG6		0
	0010444	01: EM D6	5144	
8:7	GPIOA14	10: LCD_D6	RW	
		11: LCD_SEG8		
		00: LED_SEG5	RW	0
C.F	GPIOA13	01: EM_D5		
6:5		10: LCD_D5		
		11: LCD_SEG7		
	GPIOA12	00: LED_SEG4	RW	0
4:3		01: EM_D4		
4.5	GPIOA12	10: LCD_D4		
		11: LCD_SEG6		
	GPIOA11	000: LED_SEG3		
2:0		001: EM_D3		0
		010: LCD_D3	RW	
		011: LCD_SEG5		
		100: UART_RTS1		
		101: SPI1_MOSI		
		110:111: Reserved		

## 13.6.2 MFP\_CTL1

Multi-Function PAD Control Register 1 Offset=0x58

Bit (s)	Name	Description	Access	Reset
31:29		000: LED_SEG2		0
		001: EM_D2	RW	
		010: LCD_D2		
	GPIOA10	011: LCD_SEG4		
		100: UART_CTS1		
		101: SPI1_MISO		
		110:111: Reserved		
	GPIOA9	000: LED_SEG1	RW	0
28:26		001: EM_D1		
		010: LCD_D1		
		011: LCD_SEG3		
		100: SPI1_SCLK		
		101:111: Reserved		
25:23	GPIOA8	000: LED_SEG0	RW	0
		001: EM_D0		ا



		010: LCD_D0		
Ī		011: LCD_SEG2		
		100: SPI1_SS		
		_		
		101: PWM3		
		110:111: Reserved		
		000: LED_COM7		
		001: EM_CEB4		
		010: LCD SEG1		
22:20	GPIOA7	011: SIRQ1	RW	0
22.20	0110717	100: PWM0	11.44	
		101: FMCLKOUT		
		110:111: Reserved		
		00: LED_COM6		
10.10	GDIOAG	01: EM_CEB3	DVA	
19:18	GPIOA6	10: LCD_SEG0	RW	0
		11: I2S_LRCLK		
		00: LED_COM5		
		01: EM_CEB2		
17:16	GPIOA5		RW	0
		10: LCD_COM5		
		11: PWM3		
15:10	-	Reserved	-	-
		000: LED_COM2		
		001: EM_RDB		
		010: LCD_RDB		
		011: LCD_COM2		
9:7	GPIOA2	100: PWM2	RW	0
		101: UART_RX1		
		110: I2S_LRCLK		
		111: Reserved		
		0000: LED_COM1		
		0001: EM _RS		
		0010: LCD_RS		
		0011: LCD COM1		
		0100: TWI_SDA		
6:3	GPIOA1	0100: TWI_SDA	RW	0
		0110: PWM3		
		0111: UART_CTS1		
		1000: I2S_BCLK		
		10011111: Reserved		
		000: LED_COM0		
		001: EM WRB		
		010: LCD_WRB		
		011: LCD_COM0		
2:0	GPIOA0	<u> </u>	RW	0
		100: TWI_SCL		
		101: PWM1		
		110: UART_RTS1		
		111: I2S_MCLK		
		111: I2S_MCLK		

# 13.6.3 MFP\_CTL2

Multi-Function PAD Control Register2 Offset=0x5C

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



Bit (s)	Name	Description	Access	Reset
31:20	-	Reserved	-	-
19	CDIO D13	0: SPI_IO3	RW	0
19	GPIO_B12	1: TWI_SDA	KVV	U
		000: SPI_IO2		
		001: TWI_SCL		
		010: PWM3		
18:16	GPIO_B11	011: SIRQ0	RW	0
		100: IR_RX		
		101: SD_CLK0		
		110111: Reserved	RW	
15	GPIO_B5	0: LCD_SEG26	P/V/	0
13	GFIO_B3	1: I2S_DIN	11.00	U
		00: LCD_SEG25		
14:13	GPIO_B4	01: I2S_DOUT	RW	0
14.13	GF10_B4	10: I2S_DIN	IXVV	
		11: SPDIFTX		
12	GPIO_B3	0: LCD_SEG24	RW	0
12	GFIO_B3	1: I2S_LRCLK	11.00	U
11	GPIO_B2	0: LCD_SEG23	D\A/	0
11	GPIO_B2	1: I2S_BCLK	RW	
10	GPIO_B1	0: LCD_SEG22	RW	0
10	GPIO_BI	1: I2S_MCLK	IXVV	U
9	-	Reserved	-	-
		00: SPI_MOSI		
8:7	GPIOA31	01: SPI_MISO	RW	0
0.7	GFIOASI	10: LCD_SEG20	IXVV	
		11: Reserved		
6:5	-	Reserved	-	-
		000: SPI_SCLK		
		001: SPI_SS		
		010: SD_CLK1		
4:2	GPIOA29	011: TWI_SDA	RW	0
		100: SIRQ1		
		101: LCD_SEG19		
		110111: Reserved		
		00: SPI_SS		
1:0	GPIOA28	01: SPI_MOSI	RW	0
1.0	GFIOAZO	10: LCD_SEG18	1// 1//	
		11: Reserved		

## 13.6.4 MFP\_CTL3

Mult-Function PAD Control Register 3 Offset = 0x60

Bit (s)	Name	Description	Access	Reset
31	-	Reserved	ı	-
30	GPIOA14	0: according to MFP_CTL0[8:7] 1: TWI_SDA0	RW	0
29	GPIOA13	0: according to MFP_CTL0[6:5] 1: TWI_SCL0	RW	0



	ACCIONS		71102	825 Datasheet
28	GPIOA12	0: according to MFP_CTL0[4:3] 1: TWI_INT	RW	0
27	-	Reserved	-	-
	001040	0: according to MFP CTL1[9:7]	511/	
26	GPIOA2	1: BT_ACT	RW	0
25	601044	0: according to MFP_CTL1[6:3]	5147	
25	GPIOA1	1: BT_STE	RW	0
2.4	CDIOAG	0: according to MFP_CTL1[2:0]	DIA	
24	GPIOA0	1: BT_CK	RW	0
		00: LCD_SEG30		
22.22	GPIOB9	01: PWM2	RW	0
23:22	GFIOBS	10: I2S_MCLK	IXVV	١٥
		11: Reserved		
		00: LCD_SEG29		
21:20	GPIOB8	01: PWM1	RW	0
	GF10B8	10: I2S_BCLK	IVV	
		11: Reserved		
		0x0: VROS		
19:18	VROS	0x1: I2S_DOUT	RW	0
	VROS	0x2: SpecialIO9	100	
		0x3: Reserved		
	AOUTR	0x0: AOUTR / AOUTRP		
17:16		0x1: I2S_MCLK	RW	0
		0x2: SpecialIO8	11.00	ľ
		0x3: Reserved		
	VRO	0x0: VRO		0
15:14		0x1: I2S_LRCLK	RW	
13.11	1110	0x2: SpecialIO7		
		0x3: Reserved		
		0x0: AOUTL / AOUTLP		
13:12	AOUTL	0x1: I2S_BCLK	RW	0
		0x2: SpecialIO6		
		0x3: Reserved		
11:10	-	Reserved	-	-
		00: LCD_SEG28		
9:8	GPIOB7	01: PWM0	RW	О
		10: I2S_DOUT		
		11: I2S_DIN		
7	AUX1R	0x0: AUX1R	RW	0
	1	0x1: SpecialIO5		
6	AUX1L	0x0: AUX1L	RW	0
		0x1: SpecialIO4		
5	AUX0R	0x0: AUX0R	RW	0
		0x1: SpecialIO3		
4	AUX0L	0x0: AUX0L	RW	0
		0x1: SpecialIO2		
		0x0: MICINR/ MICINLN		
3:2	MICINR	0x1: DMICDAT	RW	0
		0x2: SpecialIO1		
		0x3: Reserved		
1:0	MICINL	0x0: MICINL/ MICINLP	RW	0
		0x1: DMICCLK		



0x2: SpecialIO0	
0x3: Reserved	

## 13.7 Analog/Digital Select Register

### **13.7.1 AD\_SELECT**

Analog/Digital Select Register Offset=0x64

Bit (s)	Name	Description	Access	Reset
		00: GPIOA15 is used as digital function,		
21.20	GPIOA15	01: GPIOA15 is used as TK7 (Analog Function)	RW	0
31:30	GPIOAIS	10: Reserved	KVV	U
		11: Reserved		
		00: GPIOA14 is used as digital function,		
20.20	GPIOA14	01: GPIOA14 is used as TK6 (Analog Function)	RW	0
29:28	GPIOA14	10: Reserved	LVV	0
		11: Reserved		
		00: GPIOA13 is used as digital function,		
27:26	GPIOA13	01: GPIOA13 is used as TK5 (Analog Function)	RW	0
27.20	GPIOAIS	10: Reserved	LVV	0
		11: Reserved		
		00: GPIOA12 is used as digital function,		
25:24	GPIOA12	01: GPIOA12 is used as TK4 (Analog Function)	RW	0
23.24	GFIOA12	10: Reserved	RW	
		11: Reserved		
		00: GPIOA11 is used as digital function,		
23:22	GPIOA11	01: GPIOA11 is used as TK3 (Analog Function)	RW	0
23.22		10: Reserved	IVV	U
		11: Reserved		
		00: GPIOA10 is used as digital function,		
21:20	GPIOA10	01: GPIOA10 is used as TK2 (Analog Function)	RW	0
21.20		10: Reserved	IVAA	0
		11: Reserved		
		00: GPIOA9 is used as digital function,		
19:18	GPIOA9	01: GPIOA9 is used as TK1 (Analog Function)	RW	0
13.10	dilons	10: Reserved	IX VV	
		11: Reserved		
		00: GPIOA8 is used as digital function,		
17:16	GPIOA8	01: GPIOA8 is used as TKO (Analog Function)	RW	0
17.10	61 107 10	10: Reserved	""	
		11: Reserved		
		00: GPIOA23 is used as digital function,		
15:14	GPIOA23	01: GPIOA23 is used as LRADC3 (Analog Function),	RW	0
13.1	0.107.23	10: GPIOA23 is used as TK7 (Analog Function),		
		11: Reserved		
		00: GPIOA6 is used as digital function,		
13:12	GPIOA6	01: GPIOA6 is used as TK6 (Analog Function)	RW	0
	3	10: Reserved	,	
		11: Reserved		
11:10	GPIOA5	00: GPIOA5 is used as digital function,	RW	0



_			-	
		01: GPIOA5 is used as TK5 (Analog Function)		
		10: Reserved		
		11: Reserved		
9:8	-	Reserved	-	-
		00: GPIOB9 is used as digital function,		
7.0	CDIODO	01: GPIOB9 is used as TK3 (Analog Function)	DVA	
7:6	GPIOB9	10: Reserved	RW	0
		11: Reserved		
		00: GPIOB8 is used as digital function,		
F. 4	CDIODO	01: GPIOB8 is used as TK2 (Analog Function)	DVA	0
5:4	GPIOB8	10: Reserved	RW	0
		11:Reserved		
		00: GPIOB7 is used as digital function,		
2.2	CDIODZ	01: GPIOB7 is used as TK1 (Analog Function)	DIA	
3:2	GPIOB7	10: Reserved	RW	0
		11: Reserved		
		00: GPIOA21 is used as digital function,		
1.0	CDIOA21	01: GPIOA21 is used as TEMPADC (Analog Function)	DVA	
1:0	GPIOA21	10: GPIOA21 is used as TKO (Analog Function)	RW	0
		11: Reserved		

### **13.7.2 AD\_SELECT1**

Analog/Digital Select Register 1 Offset=0xA4

Bit (s)	Name	Description	Access	Reset
31:3	-	Reserved	-	-
2:1	GPIOA22	00: GPIOA22 is used as digital function, 01: GPIOA22 is used as LRADC2 (Analog Function), 10: GPIOA22 is used as SHEILD (Analog Function), 11: Reserved	RW	0
0	GPIOA2	0: GPIOA2 is used as digital function, 1: GPIOA2 is used as LRADC4 (Analog Function)	RW	0

# **13.8 PAD Drive Register Description**

#### **13.8.1 PADPUPD**

PAD PU PD Resistance Control Register

Offset=0x68

Bit (s)	Name	Description	Access	Reset
31:10	-	Reserved	-	-
		MMC/SD Data4~7 50k PU Select		
9	SD_DATA4_7	0:Disable	RW	0
		1:Enable		
8	-	Reserved	-	-
		MMC/SD CMD 50k PU Enable		
7	SD_CMD	0:Disable	RW	0
		1:Enable		
6	SD_DATA0_3	MMC/SD Data0~3 50k PU Select	RW	0



		·	·	
		0:Disable		
		1:Enable		
		SIRQ1 100k PD Enable		
5	SIRQ1PD	0:Disable	RW	0
		1:Enable		
		SIRQ1 100k PU Enable		
4	SIRQ1PU	0:Disable	RW	0
		1:Enable		
		SIRQ0 100k PD Enable		
3	SIRQ0PD	0:Disable	RW	0
		1:Enable		
		SIRQ0 100k PU Enable		
2	SIRQ0PU	0:Disable	RW	0
		1:Enable		
		TWI 10k PU Enable		
1	TWI	0:Disable	RW	0
		1:Enable		
		UART_RX1 10k PU Enable		
0	UART_RX1	0:Disable	RW	0
		1:Enable		

## **13.8.2 PAD\_SMIT**

#### PAD Schmitt Control Register Offset=0x6C

Bit (s)	Name	Description	Access	Reset
31:23	-	Reserved	-	-
		SPIBT_SS & SPI_SS SMIT Enable		
22	SPIBT_SS	0:Disable	RW	1
		1:Enable		
21	-	Reserved	-	-
		SPI_SS TWI_SCL & SIRQ1 SMIT Enable		
20	GPIOA29	0:Disable	RW	1
		1:Enable		
		SPI_SS SMIT Enable		
19	GPIOA28	0:Disable	RW	1
		1:Enable		
		SIRQ0 &IR_RX SMIT Enable		
18	GPIOA22	0:Disable	RW	1
		1:Enable		
17:16	-	Reserved	-	-
		DEJ_TDI SMIT Enable		
15	GPIOA11	0:Disable	RW	1
		1:Enable		
		DEJ_TCK SMIT Enable		
14	GPIOA10	0:Disable	RW	1
		1:Enable		
		DEJ_TMS SMIT Enable		
13	GPIOA9	0:Disable	RW	1
		1:Enable		
12	GPIOA7	SIRQ1 SMIT Enable	RW	1
12	GFIOA7	0:Disable	LVVV	1

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



		1:Enable		
11	-	Reserved	-	-
		MEJ_TCK SMIT Enable		
10	GPIOA2	0:Disable	RW	1
		1:Enable		
		MEJ_TMS & SIRQ1 & TWI_SDA SMIT Enable		
9	GPIOA1	0:Disable	RW	1
		1:Enable		
		TWI_SCL SMIT Enable		
8	GPIOA0	0:Disable	RW	1
		1:Enable		
7	-	Reserved	-	-
		TWI_SCL SMIT Enable		
6	GPIOB11	0:Disable	RW	1
		1:Enable		
		DEJ_TDI SMIT Enable		
5	GPIOB9	0:Disable	RW	1
		1:Enable		
		DEJ_TCK SMIT Enable		
4	GPIOB8	0:Disable	RW	1
		1:Enable		
		DEJ_TMS SMIT Enable		
3	GPIOB7	0:Disable	RW	1
		1:Enable		
2:0	-	Reserved	-	-

### 13.8.3 PADDRV0

PAD Drive Control Register 0 Offset=0x70

Bit (s)	Name	Description	Access	Reset
31:30	-	Reserved	=	-
		GPIOA9 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
29:27	GPIOA9	011: Level 4	RW	1
		100: Level 5		
		101: Level 6		
		110: Level 7		
		111: Level 8		
		GPIOA8 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
26:24	GPIOA8	011: Level 4	RW	1
		100: Level 5		
		101: Level 6		
		110: Level 7		
		111: Level 8		
22.21	CDIOAZ	GPIOA7 PAD Drive Control	DVA	1
23:21	GPIOA7	000: Level 1	RW	1



	Actions		AIJZ02	25 Datasheet
		001: Level 2		
		010: Level 3		
		011: Level 4		
		100: Level 9		
		101: Level 10		
		110: Level 11		
		111: Level 12		
		GPIOA6 PAD Drive Control		
		000: Level 1		
		001: Level 2		
20.40	001046	010: Level 3	511	
20:18	GPIOA6	011: Level 4	RW	1
		100: Level 9		
		101: Level 10		
		110: Level 11		
		111: Level 12		
		GPIOA5 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
17:15	GPIOA5	011: Level 4	RW	1
27.20	0.7.0	100: Level 9		-
		101: Level 10		
		110: Level 11		
		111: Level 12		
14:9	<u> </u>	Reserved		_
14.9	-			-
		GPIOA2 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
8:6	GPIOA2	011: Level 4	RW	1
		100: Level 9		
		101: Level 10		
		110: Level 11		
		111: Level 12		
		GPIOA1 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
5:3	GPIOA1	011: Level 4	RW	1
		100: Level 9		
		101: Level 10		
		110: Level 11		
		111: Level 12		
		GPIOA0 PAD Drive Control		
		000: Level 1		
		001: Level 2		
	CDICAG	010: Level 3		
2:0	GPIOA0	011: Level 4	RW	1
		100: Level 9		
		101: Level 10		
		110: Level 11		
		111: Level 12		



### 13.8.4 PADDRV1

# PAD Drive Control Register 1 Offset=0x74

Bit (s)	Name	Description	Access	Reset
31:24	-	Reserved	-	-
		GPIOA17 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
23:21	GPIOA17	011: Level 4	RW	0x3
		100: Level 5		
		101: Level 6		
		110: Level 7		-
		111: Level 8		
		GPIOA16 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
20:18	GPIOA16	011: Level 4	RW	1
		100: Level 5		
		101: Level 6		
		110: Level 7		
		111: Level 8		
		GPIOA15 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
17:15	GPIOA15	011: Level 4	RW	1
		100: Level 5		
		101: Level 6		
		110: Level 7		
		111: Level 8		
		GPIOA14 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
14:12	GPIOA14	011: Level 4	RW	1
		100: Level 5		
		101: Level 6		
		110: Level 7		
		111: Level 8		
		GPIOA13 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
11:9	GPIOA13	011: Level 4	RW	1
		100: Level 5		
		101: Level 6		
		110: Level 7		1 1
		111: Level 8		
8:6	GPIOA12	GPIOA12 PAD Drive Control	RW	1



		000: Level 1		
		001: Level 2		
		010: Level 3		
		011: Level 4		
		100: Level 5		
		101: Level 6		
		110: Level 7		
		111: Level 8		
		GPIOA11 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
5:3	GPIOA11	011: Level 4	RW	1
		100: Level 5		
		101: Level 6		
		110: Level 7		
		111: Level 8		
		GPIOA10 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
2:0	GPIOA10	011: Level 4	RW	1
		100: Level 5		
		101: Level 6		
		110: Level 7		
		111: Level 8		

### 13.8.5 PADDRV2

PAD Drive Control Register 2

Offset=0x78

Bit (s)	Name	Description	Access	Reset
31:30	-	Reserved	-	-
		GPIOA29 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
29:27	GPIOA29	011: Level 4	RW	0x7
		100: Level 5		
		101: Level 6		
		110: Level 7		
		111: Level 8		
		GPIOA28 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
26:24	GPIOA28	011: Level 4	RW	-
		100: Level 5		
		101: Level 6		
		110: Level 7		
		111: Level 8		
23:12	-	Reserved	-	-



		GPIOA23 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
11:9	GPIOA23	011: Level 4	RW	1
		100: Level 5		
		101: Level 6		
		110: Level 7		
		111: Level 8		
		GPIOA22 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
8:6	GPIOA22	011: Level 4	RW	1
		100: Level 5		
		101: Level 6		
		110: Level 7		
		111: Level 8		
		GPIOA21 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
5:3	GPIOA21	011: Level 4	RW	1
		100: Level 5		
		101: Level 6		
		110: Level 7		
		111: Level 8		
		GPIOA20 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
2:0	GPIOA20	011: Level 4	RW	1
		100: Level 5		
		101: Level 6		
		110: Level 7		
		111: Level 8		

#### 13.8.6 PADDRV3

PAD Drive Control Register 3

Offset = 0x7C

Bit (s)	Name	Description	Access	Reset
31:27	-	Reserved	-	-
		GPIOB9 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
26:24	GPIOB9	011: Level 4	RW	1
		100: Level 5		
		101: Level 6		
		110: Level 7		
		111: Level 8		

Version 1.6 Page 108

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



23:21	GPIOB8	GPIOB8 PAD Drive Control 000: Level 1 001: Level 2 010: Level 3 011: Level 4 100: Level 5 101: Level 6 110: Level 7 111: Level 8	RW	1
20:18	GPIOB7	GPIOB7 PAD Drive Control 000: Level 1 001: Level 2 010: Level 3 011: Level 4 100: Level 5 101: Level 6 110: Level 7 111: Level 8	RW	1
17:0	-	Reserved	-	-

#### 13.8.7 PADDRV4

PAD Drive Control Register 4 Offset = 0x40

Bit (s)	Name	Description	Access	Reset
		SPIBT_SS PAD Drive Control		
		00: Level 1		
31:30	SPIBT_SS	01: Level 2	RW	0x3
		10: Level 4		
		11: Level 8		
		SPIBT_CLK PAD Drive Control		
		00: Level 1		
29:28	SPIBT_CLK	01: Level 2	RW	0x3
		10: Level 4		
		11: Level 8		
		SPIBT_MOSI PAD Drive Control		
		00: Level 1		
27:26	SPIBT_MOSI	01: Level 2	RW	0x3
		10: Level 4		
		11: Level 8		
		SPIBT_MISO PAD Drive Control		
		00: Level 1		
25:24	SPIBT_MISO	01: Level 2	RW	0x3
		10: Level 4		
		11: Level 8		
		GPIOA31 PAD Drive Control		
		000: Level 1		
		001: Level 2		
23:21	GPIOA31	010: Level 3	RW	0x7
		011: Level 4		
		100: Level 5		
		101: Level 6		



	ACTIONS			325 Datasneet
		110: Level 7		
		111: Level 8		
20:15	-	Reserved	-	-
		GPIOB11 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
14:12	GPIOB11	011: Level 4	RW	0x1
		100: Level 5		
		101: Level 6		
		110: Level 7		
		111: Level 8		
		SIO9 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
11:9	SIO9	011: Level 4	RW	0x1
	0.00	100: Level 5		0.12
		101: Level 6		
		110: Level 7		
		111: Level 8		
		SIO8 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
8:6	SIO8	011: Level 4	RW	0x1
0.0		100: Level 5	1	OXI
		101: Level 6		
		110: Level 7		
		111: Level 8		
		SIO7 PAD Drive Control		
		000: Level 1		
		001: Level 2		
		010: Level 3		
5:3	SIO7	011: Level 4	RW	0x1
5.5	3107	100: Level 5	11.44	OXI
		101: Level 6		
		110: Level 7		
		111: Level 8		
		SIO6 PAD Drive Control		
		000: Level 1		
		000: Level 1 001: Level 2		
		010: Level 2		
2:0	SIO6	010: Level 3 011: Level 4	RW	0x1
2.0	3100		I K VV	l oxi
		100: Level 5		
		101: Level 6		
		110: Level 7		
		111: Level 8		



# 13.9 LED Register Description

### **13.9.1 LED\_SEG\_RC\_EN**

LED SEG Enhancement Enable

Offset=0x8C

Bit (s)	Name	Description	Access	Reset
31:8	-	eserved -		-
7	LED_SEG7	LED SEG7 Enhancement Enable	RW	0
6	LED_SEG6	LED SEG6 Enhancement Enable	RW	0
5	LED_SEG5	LED SEG5 Enhancement Enable	RW	0
4	LED_SEG4	LED SEG4 Enhancement Enable	RW	0
3	LED_SEG3	LED SEG3 Enhancement Enable	RW	0
2	LED_SEG2	LED SEG2 Enhancement Enable	RW	0
1	LED_SEG1	D SEG1 Enhancement Enable RW		0
0	LED_SEG0	LED SEG0 Enhancement Enable	RW	0

### 13.9.2 LED\_SEG\_BIAS\_EN

LED SEG Bias Enable

Offset=0x90


Bit (s)	Name	Description	Access	Reset
31:4	1	Reserved	-	=
		LED SEG Enhancement ALL Enable		
3	LED_SEG_ALL_EN	0:Disable	RW	0
		1:Enable		
		LED Cathode/Anode Mode		
2	LED_CATHODE_ANODE_MODE	0: Cathode Mode	RW	0
		1: Anode Mode		
		LED SEG BIAS:		
		00:level 1		
1:0	LED_SEG_BIAS	01: level 2	RW	1
		10: level 311: level 4		
		Note: Level 4 is the brightest level.		

Version 1.6 Page 111

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



# 14 Package and Drawings



Cumbal		Dimension in mm	1	Dimension in in		
Symbol	Min	Nom	Max	Min	Nom	Max
Α	0.80	0.85	0.90	0.031	0.033	0.035
A <sub>1</sub>	0.00	0.02	0.05	0.000	0.001	0.002
A <sub>2</sub>		0.65	0.70		0.026	0.028
A <sub>3</sub>		0.2 REF		0.008 REF		
b	0.15	0.20	0.25	0.006	0.008	0.010
D/E		8.00 BSC			0.315 BSC	
D <sub>2</sub> /E <sub>2</sub>	5.25	5.50	5.75	0.207	0.217	0.227
е		0.40 BSC			0.016 BSC	
L	0.30	0.40	0.50	0.012	0.016	0.020

Figure 14-1 ATS2825 Package and Dimension

Copyright<sup>©</sup> 2015-2016 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



### 15 Electrical Characteristics

### 15.1 Absolute Maximum Ratings

**Table 15-1 Absolute Maximum Ratings** 

Parameter	Symbol	Min	Max	Unit
Ambient Temperature	Tamb	TBD	TBD	°C
Storage temperature	Tstg	-55	+150	°C
ESD Stress voltage	Vesd (Human body model)	3500	-	V
	DC5V	-0.3	9	V
Cunnly Valtage	BAT	-0.3	5	V
Supply Voltage	VCC/AVCC/BTVCC	-0.3	3.6	V
	VDD	-0.3	1.32	V
In much Maltage	3.3V IO	-0.3	3.6	V
Input Voltage	1.2V IO	-0.3	1.32	V

Note:

Even if one of the above parameters exceeds the absolute maximum ratings momentarily, the quality of the product may be degraded. The absolute maximum ratings, therefore, specify the value exceeding, which the product may be physically damaged. Use the product well within these ratings.


### 15.2 Recommended PWR Supply

Table 15-2 Recommended PWR Supply

Supply Voltage	Min	Тур	Max	Unit
BAT (Li)	3.4	3.8	4.3	V
DC5V	4.5	5.0	7.0	V
VCC/AVCC/BTVCC	2.8	3.1	3.4	V
VDD/RTCVDD	1.08	1.2	1.32	V

### 15.3 Power up time sequence diagram

Figure 15-1 power up time sequence diagram





### 15.4 DC Characteristics

Table 15-3 DC Parameters for +3.3V IO Pin with Schmitt Trigger Off

Parameter	Symbol	Min.	Max.	Unit	Condition
Low-level input voltage	VIL	-	0.8	٧	
High-level input voltage	VIH	2.0	-	V	VCC = 3.1V
Low-level output voltage	VOL	-	0.4	V	Tamb = -10 to
High-level output voltage	VOH	2.4	-	V	70 °C

Table 15-4 DC Parameter for +3.3V IO Pin with Schmitt Trigger On

Parameter	Symbol	Min.	Max.	Unit	Condition
Schmitt trigger positive-going threshold	VT+	-	1.9	V	VCC=3.1V Tamb = -10 to
Schmitt trigger negative-going threshold	VT-	1.2	-	V	70 °C

### 15.5 PWR Consumption

**Table 15-5 PWR Consumption Table** 

VDD = 1.2V @ 25°C unless otherwise specified

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
A2DP	Ct	Peak Current	-	19	-	mA
HFP	Cr	Receive Current	-	21	=	mA
Sniff Mode	Cs	500ms	-	-	800	μΑ
Deep Sleep	Cd	Vbat = 3.8V	35	-	50	μΑ

#### **15.6 Bluetooth Characteristics**

#### 15.6.1 Transmitter

#### Table 15-6 Basic Data Rate of Transmitter

VDD = 1.2V @ 25°C

Parameter	Condition	Min.	Тур.	Max.	Unit
Maximum RF Transmit PWR	-	-	8 <sup>1</sup>	-	dBm
RF PWR Control Range	-	-	20	-	dB
20dB Bandwidth for Modulated Carrier	-	-	900	-	KHz
	+2 MHz	-	-	-20	dBm
Adjacent Channel Transmit	-2 MHz	-	-	-20	dBm
Adjacent Channel Hansinit	+3 MHz	-	-	-40	dBm
	-3 MHz	-	-	-40	dBm
	Δf1avg Maximum Modulation	-	169	-	KHz
Frequency Deviation	Δf2max Maximum Modulation	-	126	-	KHz
	Δf1avg/Δf2avg	-	0.9	-	
Initial Carrier Frequency Tolerance	-	-75	-	75	KHz



Frequency Drift	HD1 Packet	-25	-	25	KHz
	HD3 Packet	-40	-	40	KHz
	HD5 Packet	-40	-	40	KHz
Frequency Drift Rate	-	-20	-	20	KHz/50us
Harmonic Content	-	-	-50	-	dBm

<sup>&</sup>lt;sup>1</sup> The maximum RF transmit PWR could reach to 8dBm with appropriate settings.

#### Table 15-7 Enhanced Data Rate of Transmitter

Core Supply Voltage = 1.2V @ 25°C

Parameter	Condition	Min.	Тур.	Max.	Unit
Relative Transmit PWR	-	-	-0.8	-	dB
$\pi$ /4 DQPSK max carrier frequency stability $ \omega_0 $	-	-10	-	10	KHz
$\pi$ /4 DQPSK max carrier frequency stability $ \omega_i $	-	-75	-	75	KHz
$\pi/4$ DQPSK max carrier frequency stability $ \omega_0+\omega_i $	-	-75	-	75	KHz
8DPSK max carrier frequency stability $ \omega_0 $	-	-10	-	10	KHz
8DPSK max carrier frequency stability   ω <sub>i</sub>	-	-75	-	75	KHz
8DPSK max carrier frequency stability $ \omega_0 + \omega_i $	-	-75	-	75	KHz
	RMS DEVIN	-	-	20	%
π/4 DQPSK Modulation Accuracy	99% DEVM	99	-	-	%
	Peak DEVM	-	-	35	%
	RMS DEVIN	-	-	13	%
8DPSK Modulation Accuracy	99% DEVM	99	=	-	%
	Peak DEVM	-	-	25	%
	F > F0 + 3MHz	=.	=.	-40	dBm
	F < F0 - 3MHz	=.	=.	-40	dBm
	F = F0 + 3MHz	-	=.	-40	dBm
In-band spurious emissions	F = F0 - 3MHz	-	=	-40	dBm
ווו-שמווע שעווטעט פווווטטוטווט	F = F0 + 2MHz	-	-	-20	dBm
	F = F0 - 2MHz	-	-	-20	dBm
	F = F0 + 1MHz	-	-	-26	dB
	F = F0 - 1MHz	-	-	-26	dB
EDR Differential Phase Encoding	-	99	-	-	%

<sup>&</sup>lt;sup>1</sup> The maximum RF transmit PWR could reach to 8dBm with appropriate settings.

### **15.6.2** Receiver

#### Table 15-8 Basic Data Rate of Receiver

Core Supply Voltage = 1.2V @ 25°C

Parameter	Condition	Min.	Тур.	Max.	Unit
	2.404GHz	-	-93	-	dBm
Sensitivity at 0.1% BER	2.441GHz	-	-93	=	dBm
	2.480GHz	-	-92	=	dBm
Maximum Input PWR at 0.1% BER	-	-20	=	=	dBm
Co-Channel Interface	-	-	=	11	dB
	$F = F_0 + 1MHz$	-	=	0	dB
	$F = F_0 - 1MHz$	-	=	0	dB
Adjacent Channel Selectivity C/I	$F = F_0 + 2MHz$	-	=	-30	dB
Adjacent Channel Selectivity C/1	$F = F_0 - 2MHz$	-	=	-20	dB
	$F = F_0 + 3MHz$	-	-	-40	dB
	F = F <sub>image</sub>	-	-	-9	dB



Maximum Level of Intermodulation Interface	-	-39	-	1	dBm
	30-2000 MHz	-10	-	-	dBm
Blocking @ Pin = -67dBm with	2000-2400 MHz	-27	-	-	dBm
0.1% BER	2500-3000 MHz	-27	-	-	dBm
	3000-12750 MHz	-10	-	-	dBm

#### Table 15-9 Enhanced Data Rate of Receiver

Core Supply Voltage = 1.2V @ 25°C

Parameter	Condition		Min.	Тур.	Max.	Unit
Sensitivity at 0.01% BER	π/4 DQPSK			-93		dBm
Selisitivity at 0.01% BER	8DPSK			-85		dBm
Maximum Input PWR at	π/4 DQPSK		-20			dBm
0.1% BER  Co-Channel Interference  Adjacent Channel	8DPSK		-20			dBm
Co Channel Interference	π/4 DQPSK				13	dB
Co-Chainlei interierence	8DPSK	8DPSK 5	dB			
	$F = F_0 + 1MHz$	π/4 DQPSK		0		dB
	$F = F_0 + \text{IIVIDZ}$	8DPSK		5		dB
	F = F <sub>0</sub> - 1MHz	π/4 DQPSK		0		dB
		8DPSK		5		dB
	$F = F_0 + 2MHz$	π/4 DQPSK		-30		dB
Adjacent Channel	$\Gamma - \Gamma_0 + 2 \text{IVIII} Z$	8DPSK		-25		dB
Selectivity C/I	$F = F_0 - 2MHz$	π/4 DQPSK		-20		dB
	F = F <sub>0</sub> = 21V1112	8DPSK		-13		dB
	$F = F_0 + 3MHz$	π/4 DQPSK		-40		dB
	$\Gamma - \Gamma_0 + SIVI\Pi Z$	8DPSK		-33		dB
	C – C	π/4 DQPSK		-7		dB
	F = F <sub>image</sub>	8DPSK		0		dB

### 15.7 Audio ADC

#### **Table 15-10 Audio ADC Parameters**

Pre-Amplifier						
Parameter	Conditions		Min	Тур	Max	Unit
Full Scale Input Voltage	THD+N < 1%		-	-	2.8	Vpp
Analogue gain	AUX OP	-	-12	=	6	dB
	MIC OP	Single Ended	-6	=	32	dB
		Full Differential	0	-	38	
Analogue to Digital Converter						
Resolution	-		-	-	16	Bits
Input Sample Rate	-		8	=	48	kHz
SNR	fin = 1kHz@Full Scale Input Voltage B/W = 22Hz~22kHz Fs=48kHz		-	90	-	dB
Dynamic Range	fin = 1kHz@-40dBFS Input Voltage B/W = 22Hz~22kHz Fs=48kHz		-	90	-	dB
THD+N	fin = 1kHz(input=1.6Vpp) B/W = 22Hz~22kHz Fs=48kHz		-	-82	-	dB



Digital gain	-	0	-	12	dB
--------------	---	---	---	----	----

### 15.8 Stereo DAC

#### Table 15-11 Stereo DAC Parameters

Digital to Analogue Converter						
Parameter	Conditions		Min	Тур	Max	Unit
Resolution	-		-	-	20	Bits
Output Sample Rate	-		8	-	48	kHz
SNR	fin = 1kHz@0dBFS input B/W = 22Hz $^2$ 22kHz Fs=48kHz,Load=16 $\Omega$	-	-	98	-	dB
		A-Weighting	-	101	-	dB
Dynamic Range	fin = 1kHz@-48dBFS input B/W = 22Hz~22kHz Fs=48kHz,Load=16Ω	-	-	98	-	dB
		A-Weighting	-	101	-	dB
THD+N	fin = 1kHz@0dBFS input B/W = 22Hz~22kHz Fs=48kHz,Load=16Ω	-	-	-87	-	dB
Digital gain	-		<-60	-	24	dB
Stereo crosstalk	fin = 1kHz@0dBFS input	-	-	-78	-	dB
PWR Amplifier						
Analogue gain	-		-60	-	0	dB
Max Amplitude/PWR	fin = 1kHz@0dBFS input	Single Ended	-	-	550	mVrms
	Fs=48kHz,Load=16Ω	Output	-	-	18.5	mW
	fin = 1kHz@0dBFS input Fs=48kHz,Load=16Ω	Full Differential Output	-	-	60	mW
	fin = 1kHz@0dBFS input Fs=48kHz,Load=10KΩ	Full Differential Output	-	-	1.8	Vrms



# **Acronyms and Abbreviations**

Abbreviations	Descriptions
AEC	acoustic echo cancellers
AXI	AMBA Advanced extensible Interface
ADC	Analog-to-Digital-Converter
ALU	Arithmetic Logic Unit
CC	Constant Current
CP0	Control Coprocessor 0
UDI	CorExtend® User Defined Instructions
DAC	Digital-to-Analog-Converter
DMA	Direct Memory Access
ER	Error Resilience
FMT	Fixed Mapping Translation
FSM	Flash State Machine
GPIO	General Purpose Input Output
GPRs	general-purpose registers
HOSC	High Frequency OSC
INTC	Interrupt Controller
IRQ	Interrupt Request
LED	Light Emitting Diode
LCD	Liquid Crystal Display
LTP	Long Term Predictor (added in MPEG-4)
LOSC	Low Frequency OSC, include internal RC OSC (about 32K) and external LOSC (32.768K)
LFPLL	Low Frequency source PLL
Matrix_led	Matrix LED (7-pin LED)
MIC	Microphone
MMU	Memory Management Unit
MFP	Multiple Function PAD
MDU	Multiply-Divide Unit
NMI	Nonmaskable Interrupt
OSC	Oscillator
PNS	Perceptual Noise Substitution (added in MPEG-4)
PA	PWR Amplifier
Seg-Icd	Segment LCD
SIE	Serial Interface Engine
SBR	Spectral band replication
TKC	Touch Key Controller

translation lookaside buffer

**USB Transceiver Macro Interface** 

TLB

UTMI



Actions (Zhuhai) Technology Co., Limited

Address:No. 1 / C, Ke Ji Si Road, Hi-Tech Zone, Tangjia, Zhuhai

Tel:+86-756-3392353 Fax:+86-756-3392251 Post Code:519085

http://www.actions-semi.com

Business Email:<u>mp-sales@actions-semi.com</u>
Technical Service Email:<u>mp-cs@actions-semi.com</u>