1 M SRAM (128-kword  $\times$  8-bit)

# **HITACHI**

ADE-203-243E (Z) Rev. 5.0 Nov. 1997

### **Description**

The Hitachi HM628128B is a CMOS static RAM organized 131,072-word  $\times$  8-bit. It realizes higher density, higher performance and low power consumption by employing 0.8  $\mu$ m Hi-CMOS shrink process technology. It offers low power standby power dissipation, therefore, it is suitable for battery backup systems. The device, packaged in a 525 mil SOP or a 8 mm  $\times$  20 mm TSOP or a 600 mil plastic DIP is available.


#### **Features**

- Single 5 V supply: 5.0 V ± 10%
   Access time: 70/75/85 ns (max)
- Power dissipation
  - Active: 50 mW/MHz (typ)
  - Standby: 10 μW (typ) (L/L-SL version)
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output
  - Three state output
- Directly TTL compatible all inputs and outputs
- Capability of battery backup operation (L/L-SL version)
  - 2 chip selection for battery backup

## **Ordering Information**

Type No.	Access time	Data retention current	Package
HM628128BLP-7	70 ns	50 μΑ	600-mil 32-pin plastic DIP (DP-32)
HM628128BLP-8	85 ns	50 μΑ	
HM628128BLP-7SL	70 ns	15 μΑ	
HM628128BLP-8SL	85 ns	15 μΑ	
HM628128BLFP-7	70 ns	50 μΑ	525-mil 32-pin plastic SOP (FP-32D)
HM628128BLFP-75	75 ns	50 μΑ	
HM628128BLFP-8	85 ns	50 μΑ	
HM628128BLFP-7SL	70 ns	15 μΑ	
HM628128BLFP-75SL	75 ns	15 μA	
HM628128BLFP-8SL	85 ns	15 μΑ	
HM628128BLT-7	70 ns	50 μΑ	Normal-bend type 32-pin plastic
HM628128BLT-75	75 ns	50 μA	8 mm × 20 mm TSOP (TFP-32D)
HM628128BLT-8	85 ns	50 μΑ	
HM628128BLT-7SL	70 ns	15 μΑ	
HM628128BLT-75SL	75 ns	15 μA	
HM628128BLT-8SL	85 ns	15 μA	
HM628128BLR-7	70 ns	50 μΑ	Reverse-bend type 32-pin plastic
HM628128BLR-8	85 ns	50 μA	8 mm × 20 mm TSOP (TFP-32DR)
HM628128BLR-7SL	70 ns	15 μΑ	
HM628128BLR-8SL	85 ns	15 μΑ	


#### Pin Arrangement



#### **Pin Description**

Pin name	Function
A0 to A16	Address input
I/O0 to I/O7	Data input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
ŌĒ	Output enable
NC	No connection
V <sub>cc</sub>	Power supply
V <sub>SS</sub>	Ground

### **Block Diagram**



### **Function Table**

WE	CS1	CS2	OE	Mode	$V_{cc}$ current	I/O pin	Ref. cycle
×	Н	×	×	Standby	$I_{SB}, I_{SB1}$	High-Z	_
×	×	L	×	Standby	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	_
Н	L	Н	Н	Output disable	I <sub>cc</sub>	High-Z	_
Н	L	Н	L	Read	I <sub>cc</sub>	Dout	Read cycle
L	L	Н	Н	Write	I <sub>cc</sub>	Din	Write cycle (1)
L	L	Н	L	Write	I <sub>cc</sub>	Din	Write cycle (2)

Note: x: H or L

### **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Supply voltage relative to V <sub>ss</sub>	V <sub>cc</sub>	-0.5 to + 7.0	V
Voltage on any pin relative to V <sub>ss</sub>	V <sub>T</sub>	$-0.5^{*1}$ to $V_{CC} + 0.3^{*2}$	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to 85	°C

Notes: 1. V<sub>⊤</sub> min: –3.0 V for pulse half-width ≤ 30 ns

2. Maximum voltage is 7.0 V

### **Recommended DC Operating Conditions** (Ta = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	V <sub>cc</sub>	4.5	5.0	5.5	٧	
	V <sub>ss</sub>	0	0	0	٧	
Input high voltage	V <sub>IH</sub>	2.2	_	V <sub>cc</sub> + 0.3	٧	
Input low voltage	V <sub>IL</sub>	-0.3 * <sup>1</sup>	_	0.8	٧	

Note: 1.  $V_{IL}$  min: -3.0 V for pulse half-width  $\leq$  30 ns

DC Characteristics (Ta = 0 to +70°C,  $V_{CC}$  = 5 V  $\pm$  10%,  $V_{SS}$  = 0 V)

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions
Input leakage current	<b>I</b> LI	_	_	1	μΑ	$Vin = V_{SS} to V_{CC}$
Output leakage current	I <sub>LO</sub>	_	_	1	μΑ	
Operating current	I <sub>cc</sub>	_	15	25	mA	$\overline{CS1} = V_{IL}, CS2 = V_{IH},$ Others = $V_{IH}/V_{IL}, I_{I/O} = 0 \text{ mA}$
Average operating current	I <sub>CC1</sub>	_	35	70	mA	$\begin{aligned} & \text{Min cycle, duty} = 100\%, \\ & \overline{\text{CS1}} = \text{V}_{\text{IL}}, \text{CS2} = \text{V}_{\text{IH}}, \\ & \text{Others} = \text{V}_{\text{IH}}/\text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = 0 \text{ mA} \end{aligned}$
	I <sub>CC2</sub>	_	10	20	mA	$\begin{split} & \text{Cycle time} = 1~\mu\text{s},~\text{duty} = 100\%,\\ & I_{\text{I/O}} = 0~\text{mA},~\overline{\text{CS1}} \leq 0.2~\text{V},\\ & \text{CS2} \geq \text{V}_{\text{CC}} - 0.2~\text{V},\\ & \text{Others} = \text{V}_{\text{IH}}/\text{V}_{\text{IL}}\\ & \text{V}_{\text{IH}} \geq \text{V}_{\text{CC}} - 0.2~\text{V},~\text{V}_{\text{IL}} \leq 0.2~\text{V} \end{split}$
Standby current	I <sub>SB</sub>	_	1	2	mA	$\frac{\text{CS2}}{\text{CS1}} = V_{\text{IL}} \text{ or } $ $\frac{\text{CS2}}{\text{CS1}} = V_{\text{IH}}, \text{ CS2} = V_{\text{IH}}$
	I <sub>SB1</sub>	_	<b>2</b> * <sup>2</sup>	100*2	μΑ	0 V $\leq$ Vin $\leq$ V <sub>CC</sub> (1) 0 V $\leq$ CS2 $\leq$ 0.2 V or (2) $\overline{\text{CS1}} \geq$ V <sub>CC</sub> $-$ 0.2 V, CS2 $\geq$ V <sub>CC</sub> $-$ 0.2 V
	I <sub>SB1</sub>		2*3	50*³	μΑ	_
Output high voltage	V <sub>oL</sub>	_	_	0.4	V	I <sub>OL</sub> = 2.1 mA
Output low voltage	V <sub>OH</sub>	2.4		_	٧	I <sub>OH</sub> = -1.0 mA

Notes: 1. Typical values are at  $V_{cc} = 5.0 \text{ V}$ ,  $Ta = +25^{\circ}\text{C}$  and not guaranteed.

- 2. This characteristic is guaranteed only for L version.
- 3. This characteristic is guaranteed only for L-SL version.

### **Capacitance** (Ta = 25°C, f = 1.0 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance*1	Cin	_	_	8	pF	Vin = 0 V
Input/output capacitance*1	C <sub>I/O</sub>	_		10	pF	$V_{VO} = 0 V$

Note: 1. This parameter is sampled and not 100% tested.

## AC Characteristics (Ta = 0 to +70°C, $V_{\rm CC}$ = 5.0 V $\pm 10\%$ )

#### **Test Conditions**

• Input pulse levels: 0.8 V to 2.4 V

• Input rise and fall time: 5 ns

• Input and output timing reference levels: 1.5 V

 $\bullet~$  Output load: 1 TTL Gate and  $C_L\,(100\,pF)$  (Including scope and jig)

### **Read Cycle**

#### HM628128B

		-7		-75		-8		_	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	_ Unit	Notes
Read cycle time	t <sub>RC</sub>	70	_	75	_	85	_	ns	
Address access time	t <sub>AA</sub>	_	70	_	75	_	85	ns	
Chip selection to output valid	t <sub>co1</sub>	_	70	_	75	_	85	ns	
	t <sub>co2</sub>	_	70	_	75	_	85	ns	
Output enable to output valid	t <sub>oe</sub>	_	35	_	35	_	45	ns	
Chip selection to output in low-Z	t <sub>LZ1</sub>	10	_	10	_	10	_	ns	2, 3
	t <sub>LZ2</sub>	10	_	10	_	10	_	ns	_
Output enable to output in low-Z	t <sub>oLZ</sub>	5	_	5	_	5	_	ns	2, 3
Chip deselection to output in high-Z	t <sub>HZ1</sub>	0	25	0	25	0	30	ns	1, 2, 3
	t <sub>HZ2</sub>	0	25	0	25	0	30	ns	_
Output disable to output in high-Z	t <sub>oHZ</sub>	0	25	0	25	0	30	ns	1, 2, 3
Output hold from address change	t <sub>oн</sub>	10	_	10	_	10	_	ns	

#### Write Cycle

#### HM628128B

		-7		-75		-8		_	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	_ Unit	Notes
Write cycle time	t <sub>wc</sub>	70	_	75	_	85	_	ns	
Chip selection to end of write	t <sub>cw</sub>	60	_	60	_	75	_	ns	5
Address setup time	t <sub>AS</sub>	0	_	0	_	0	_	ns	6
Address valid to end of write	t <sub>aw</sub>	60	_	60	_	75	_	ns	
Write pulse width	t <sub>wP</sub>	50	_	50	_	55	_	ns	4, 13
Write recovery time	t <sub>wr</sub>	0	_	0	_	0	_	ns	7
Write to output in high-Z	t <sub>wHZ</sub>	0	25	0	25	0	30	ns	1, 2, 8
Data to write time overlap	t <sub>DW</sub>	30	_	30	_	35	_	ns	
Data hold from write time	t <sub>DH</sub>	0	_	0	_	0	_	ns	
Output active from end of write	t <sub>ow</sub>	5	_	5	_	5	_	ns	2
Output disable to output in High-Z	t <sub>oHZ</sub>	0	25	0	25	0	30	ns	1, 2, 8
Catpat disable to datpat in riight Z	*OHZ	U	20	U	20	U	00	110	


Notes: 1.  $t_{HZ}$ ,  $t_{OHZ}$  and  $t_{WHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

- 2. This parameter is sampled and not 100% tested.
- 3. At any given temperature and voltage condition,  $t_{HZ}$  max is less than  $t_{LZ}$  min both for a given device and from device to device.
- 4. A write occurs during the overlap of a low  $\overline{CS1}$ , a high CS2, and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS1}$  going low, CS2 going high, and  $\overline{WE}$  going low. A write ends at the earliest transition among  $\overline{CS1}$  going high, CS2 going low, and  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
- 5.  $t_{cw}$  is measured from the later of  $\overline{CS1}$  going low or CS2 going high to the end of write.
- 6.  $\,t_{\mbox{\tiny AS}}$  is measured from the address valid to the beginning of write.
- 7.  $t_{wR}$  is measured from the earliest of  $\overline{CS1}$  or  $\overline{WE}$  going high or CS2 going low to the end of write cycle.
- 8. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
- 9. If  $\overline{\text{CS1}}$  goes low simultaneously with  $\overline{\text{WE}}$  going low or after  $\overline{\text{WE}}$  going low, the outputs remain in a high impedance state.
- 10. Dout is the same phase of the latest written data in this write cycle.
- 11. Dout is the read data of next address.
- 12. If  $\overline{\text{CS1}}$  is low and CS2 high during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
- 13. In the write cycle with  $\overline{\text{OE}}$  low fixed,  $t_{\text{WP}}$  must satisfy the following equation to avoid a problem of data bus contention.


 $t_{WP} \ge t_{DW} \min + t_{WHZ} \max$ 

## **Timing Waveform**


### Read Timing Waveform $(\overline{WE} = V_{IH})$



### Write Timing Waveform (1) (OE Clock)



### Write Timing Waveform (2) (OE Low Fixed)




**Low V**<sub>CC</sub> **Data Retention Characteristics** ( $Ta = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Typ*4	Max	Unit	Test conditions <sup>'3</sup>
V <sub>cc</sub> for data retention	$V_{DR}$	2.0	_	_	V	$ \begin{array}{c} 0V \leq V \text{in} \leq V_{\text{CC}} \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \ V \ \text{or} \\ (2) \ CS2 \geq V_{\text{CC}} - 0.2 \ V \\ \hline \overline{CS1} \geq V_{\text{CC}} - 0.2 \ V \\ \end{array} $
Data retention current	I <sub>CCDR</sub>	_	1	50 <sup>*1</sup>	μА	$V_{\text{CC}} = 3.0 \text{ V}, 0\text{V} \le \text{Vin} \le \text{V}_{\text{CC}}$ $(1) 0 \text{ V} \le \text{CS2} \le 0.2 \text{ V or}$ $(2) \frac{\text{CS2}}{\text{CS1}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$
	I <sub>CCDR</sub>	_	1	15 <sup>*2</sup>	μΑ	
Chip deselect to data retention time	t <sub>cdr</sub>	0	_	_	ns	See retention waveform
Operation recovery time	t <sub>R</sub>	5	_	_	ms	_


Notes: 1. This characteristic is guaranteed only for L version, 20  $\mu$ A max. at Ta = 0 to 40°C.

- 2. This characteristic is guaranteed only for L-SL version, 3  $\mu A$  max. at Ta = 0 to 40°C.
- 3. CS2 controls address buffer,  $\overline{WE}$  buffer,  $\overline{CS1}$  buffer,  $\overline{OE}$  buffer, and Din buffer. If CS2 controls data retention mode, Vin levels (address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{CS1}$ , I/O) can be in the high impedance state. If  $\overline{CS1}$  controls data retention mode, CS2 must be  $CS2 \geq V_{CC} 0.2 \text{ V}$  or  $0 \text{ V} \leq CS2 \leq 0.2 \text{ V}$ . The other input levels (address,  $\overline{WE}$ ,  $\overline{OE}$ , I/O) can be in the high impedance state.
- 4. Typical values are at  $V_{cc}$  = 3.0 V, Ta = +25°C and not guaranteed.

## Low $V_{\rm CC}$ Data Retention Timing Waveform (1) $(\overline{CS1}$ Controlled)




### Low $V_{CC}$ Data Retention Timing Waveform (2) (CS2 Controlled)




### **Package Dimensions**

### **HM628128BLP Series** (DP-32)




### Package Dimensions (cont.)

#### HM628128BLFP Series (FP-32D)




### Package Dimensions (cont.)

#### HM628128BLT Series (TFP-32D)



### Package Dimensions (cont.)

#### HM628128BLR Series (TFP-32DR)



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

# **HITACHI**

#### Hitachi, Ltd.

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel: Tokyo (03) 3270-2111

Fax: (03) 3270-5109

#### For further information write to:

Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Parkway Brisbane, CA. 94005-1835 U S A

Tel: 415-589-8300 Fax: 415-583-4207 Hitachi Europe GmbH Continental Europe Dornacher Straße 3 D-85622 Feldkirchen München

Tel: 089-9 91 80-0 Fax: 089-9 29 30-00 Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA
United Kingdom

United Kingdom
Tel: 01628-585000
Fax: 01628-585160

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong

Tel: 27359218 Fax: 27306071

Copyright © Hitachi, Ltd., 1997. All rights reserved. Printed in Japan.

### **Revision Record**

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Oct. 5, 1994	Initial issue	M. Higuchi	K. Yoshizaki
1.0	Dec. 20, 1994	DC Characteristics  I <sub>cc</sub> max: 15 mA to 25 mA  I <sub>cc2</sub> typ: 5 mA to 10 mA  I <sub>cc2</sub> max: 10 mA to 20 mA	M. Higuchi	K. Yoshizaki
2.0	Mar. 20, 1995	Low Vcc Data Retention Characteristics Addition of note 3: typical values at $V_{\rm cc}$ = 3.0 V, Ta = +25°C and not guaranteed	M. Higuchi	K. Yoshizaki
3.0	Aug. 10, 1996	Change of format Addition of HM628128B-10/10SL Series AC Characteristics Change order of note.	M. Higuchi	K. Yoshizaki
4.0	Jul. 1, 1997	Addition of HM628128B-75 Series DC Characteristics V <sub>oH</sub> Test condition: -0.1 mA to -1.0 mA	M. Higuchi	K. Imato
5.0	Nov. 1997	Change of Subtitle		