# **VPlan** + **RV**: A Proposal

Simon Moll and Sebastian Hack

October 18, 2017

http://compilers.cs.uni-saarland.de

Compiler Design Lab Saarland University



Have you come across a vectorizable loop that Clang could not vectorize?

Have you come across a vectorizable loop that Clang could not vectorize?

```
#pragma clang loop vectorize(assume_safety) \
                   vectorize width(4)
for (int i=0; i<m; i++) {</pre>
 double x = xs[i];
 double u0=0, u1=0, u2=0:
 for (int k=n; k>=0; k--) {
   u2 = u1:
   u1 = u0:
    u0 = 2*x*u1-u2+coeffs[k];
 vs[i] = 0.5*(coeffs[0]+u0-u2):
```

"[llvm-dev] autovectorization of outer loop", May 10, 2017

Have you come across a vectorizable loop that Clang could not vectorize?

```
#pragma clang loop vectorize(assume_safety) \
                    vectorize width (4)
for (int i=0; i<m; i++) {</pre>
 double x = xs[i];
 double u0=0, u1=0, u2=0:
 for (int k=n; k>=0; k--) {
   u2 = u1:
   u1 = u0:
    u0 = 2*x*u1-u2+coeffs[k];
 vs[i] = 0.5*(coeffs[0]+u0-u2):
```

Today, LLVM still won't (actually) vectorize the loop.

"[llvm-dev] autovectorization of outer loop", May 10, 2017

Have you come across a vectorizable loop that Clang could not vectorize?

```
#pragma clang loop vectorize(assume_safety) \
                    vectorize width (4)
for (int i=0; i<m; i++) {</pre>
 double x = xs[i];
 double u0=0, u1=0, u2=0:
 for (int k=n; k>=0; k--) {
   u2 = u1:
    u1 = u0:
    u0 = 2*x*u1-u2+coeffs[k];
 vs[i] = 0.5*(coeffs[0]+u0-u2):
```


Today, LLVM still won't (actually) vectorize the loop.

 $\rightarrow$  The Region Vectorizer can.

"[llvm-dev] autovectorization of outer loop", May 10, 2017

```
#pragma clang loop vectorize(assume_safety) \
                   vectorize width(4)
for (int i=0:i<m:i++){</pre>
 double x = xs[i];
 double u0=0,u1=0,u2=0;
 for (int k=n:k>=0:k--) {
   u2 = u1;
   u1 = u0;
    u0 = 2*x*u1-u2+coeffs[k];
 ys[i] = 0.5*(coeffs[0]+u0-u2);
clang++ -march=native -ffp-contract=fast \
-fno-unroll-loops \
-Xclang -load -Xclang libRV.so
-mllvm -rv-loopvec
```

```
#pragma clang loop vectorize(assume_safety) \
                   vectorize width(4)
for (int i=0:i<m:i++){</pre>
 double x = xs[i];
 double u0=0,u1=0,u2=0;
 for (int k=n;k>=0;k--){
    u2 = u1;
   u1 = u0;
    u0 = 2*x*u1-u2+coeffs[k];
 ys[i] = 0.5*(coeffs[0]+u0-u2);
clang++ -march=native -ffp-contract=fast \
-fno-unroll-loops \
-Xclang -load -Xclang libRV.so
-mllvm -rv-loopvec
```




# LLVM's LoopVectorizer



- only loops.
- only inner loops.
- only a single basic block (will if-convert all control flow).
- only very basic reduction patterns.
- complex, interdependent code base.


#### **VPlan**

Tentative plan to vectorize an (outer) loop without changing the IR.



### **VPlan**


Tentative plan to vectorize an (outer) loop without changing the IR.



5

## **VPlan**


Tentative plan to vectorize an (outer) loop without changing the IR.



5

#### **VPlan**

Tentative plan to vectorize an (outer) loop without changing the IR.



# Vectorizing with the VPlan infrastructure

First, pick the best VPlan, then execute it.

• Infrastructure for Vectorization.

- Infrastructure for Vectorization.
- If it's a SIMD transformation, implement it on top of VPlan.

- Infrastructure for Vectorization.
- If it's a SIMD transformation, implement it on top of VPlan.
   Short term: Outer-Loop Vectorization.

- Infrastructure for Vectorization.
- If it's a SIMD transformation, implement it on top of VPlan.

Short term: Outer-Loop Vectorization.

Mid term: SLP vectorization, ..

- Infrastructure for Vectorization.
- If it's a SIMD transformation, implement it on top of VPlan.
   Short term: Outer-Loop Vectorization.
   Mid term: SLP vectorization, ...
- OpenMP 4.5 SIMD pragmas (#pragma omp declare simd).
   "Extending LoopVectorizer towards supporting OpenMP4.5 SIMD and outer loop auto-vectorization", Hideki Saito [devmtg '16]

- Infrastructure for Vectorization.
- If it's a SIMD transformation, implement it on top of VPlan.
   Short term: Outer-Loop Vectorization.
   Mid term: SLP vectorization, ...
- OpenMP 4.5 SIMD pragmas (#pragma omp declare simd).

  "Extending LoopVectorizer towards supporting OpenMP4.5 SIMD

  and outer loop auto-vectorization", Hideki Saito [devmtg '16]

  → requires Whole-Function Vectorization.

- Infrastructure for Vectorization.
- If it's a SIMD transformation, implement it on top of VPlan.

Short term: Outer-Loop Vectorization.

Mid term: SLP vectorization, ...

- OpenMP 4.5 SIMD pragmas (#pragma omp declare simd).
  - "Extending LoopVectorizer towards supporting OpenMP4.5 SIMD
  - and outer loop auto-vectorization", Hideki Saito [devmtg '16]
  - $\rightarrow$  requires Whole-Function Vectorization.

#### **VPlan Status**

Infrastructure setup. VPlan is based on LoopVectorizer and shares its limitations.

- Infrastructure for Vectorization.
- If it's a SIMD transformation, implement it on top of VPlan.

```
Short term: Outer-Loop Vectorization 

Mid term: SLP vectorization. ...
```

- OpenMP 4.5 SIMD pragmas (#pragma omp declare simd).
   "Extending LoopVectorizer towards supporting OpenMP4.5 SIMD
  - and outer loop auto-vectorization", Hideki Saito [devmtg '16]
  - $\rightarrow$  requires Whole-Function Vectorization.

Already available in RV.

#### **VPlan Status**

Infrastructure setup. VPlan is based on LoopVectorizer and shares its limitations.

# **RV:** The Region Vectorizer

Whole-Function and Outer-Loop Vectorizer.

- powerful strong analyses & transformations.
- robust vectorize any control-flow.
- **simple** clean, modular API.

Available on github: https://github.com/cdl-saarland/rv

# **RV:** The Region Vectorizer

Aren't those two separate paradigms?

Whole-Function and Outer-Loop Vectorizer.

- powerful strong analyses & transformations.
- robust vectorize any control-flow.
- simple clean, modular API.

Available on github: https://github.com/cdl-saarland/rv

```
void body(double*A, i) {
    A[i] = 5.0;
}
for (int i=0; i<VF; ..) {
    A[i] = 5.0;
}</pre>
```

Wrap body in loop and Loop Vectorize. [VecClone Pass, D22792]

```
void body(double*A, i) {
    A[i] = 5.0;
}
for (int i=0; i<VF; ..) {
    A[i] = 5.0;
}</pre>
```

```
Wrap body in loop and Loop Vectorize. [VecClone Pass, D22792]
                  What about vector arguments?
                 foo(float v) \rightarrow foo_SIMD(float8 v)
```

```
for (int i=0; i<VF; ..) {</pre>
void body(double*A, i) {
  A[i] = 5.0;
                                                              A[i] = 5.0;
```

```
Wrap body in loop and Loop Vectorize. [VecClone Pass, D22792]
                          What about vector arguments?
                         foo(float v) \rightarrow foo SIMD(float8 v)
void body(double*A, i) {
                                                           for (int i=0; i<VF; ..) {</pre>
  A[i] = 5.0;
                                                             A[i] = 5.0;
```

 $\label{thm:continuous} Outline \ and \ Whole-Function \ Vectorize.$ 

```
Wrap body in loop and Loop Vectorize. [VecClone Pass, D22792]
                          What about vector arguments?
                         foo(float v) \rightarrow foo SIMD(float8 v)
void body(double*A, i) {
                                                           for (int i=0; i<VF; ..) {</pre>
  A[i] = 5.0;
                                                             A[i] = 5.0;
                     Outline and Whole-Function Vectorize.
```

```
How do you outline recurrences & reductions?

for (..) { ..; a += A[i]; ..; }
```

```
Wrap body in loop and Loop Vectorize. [VecClone Pass, D22792]
                          What about vector arguments?
                         foo(float v) \rightarrow foo SIMD(float8 v)
void body(double*A, i) {
                                                           for (int i=0; i<VF; ..) {</pre>
  A[i] = 5.0;
                                                             A[i] = 5.0;
                     Outline and Whole-Function Vectorize.
```


```
How do you outline recurrences & reductions?

for (..) { ..; a += A[i]; ..; }
```

```
Wrap body in loop and Loop Vectorize. [VecClone Pass, D22792]
                          What about vector arguments?
                         foo(float v) \rightarrow foo SIMD(float8 v)
void body(double*A, i) {
                                                          for (int i=0; i<VF; ..) {</pre>
  A[i] = 5.0;
                                                            A[i] = 5.0;
                            Region Vectorize instead!
                     Outline and Whole-Function Vectorize.
                  How do you outline recurrences & reductions?
                          for (..) { ..; a += A[i]; ..; }
```

```
Wrap body in loop and Loop Vectorize. [VecClone Pass, D22792]
                          What about vector arguments?
                         foo(float v) \rightarrow foo SIMD(float8 v)
void body(double*A, i) {
                                                          for (int i=0; i<VF; ..) {</pre>
  A[i] = 5.0;
                                                            A[i] = 5.0;
                            Region Vectorize instead!
                     Outline and Whole-Function Vectorize.
                  How do you outline recurrences & reductions?
                          for (..) { ..; a += A[i]; ..; }
```

```
Wrap body in loop and Loop Vectorize. [VecClone Pass, D22792]
                          What about vector arguments?
                         foo(float v) \rightarrow foo SIMD(float8 v)
void body(double*A, i) {
                                                           for (int i=0; i<VF; ..) {</pre>
  A[i] = 5.0;
                                                             A[i] = 5.0;
                             Region Vectorize instead!
                     Outline and Whole-Function Vectorize.
                  How do you outline recurrences & reductions?
                           for (...) { ...: a += A[i]: ...: }
```



```
for (int i = 0; i<n; ++i) {</pre>
  . . .
  continue;
double func(..) {
  .. return 42.0; ..
  .. return v;
```

# rv::Region

To RV, loop vectorization and whole-function vectorization are (almost) the same.

Divergence Analysis

Recurrence Analysis

Alloca Opt.

**BOSCC** Heuristics

Partial Linearization

Vector IR Generator

• Statically precise sync dependences.

Divergence Analysis

Recurrence Analysis

Alloca Opt.

**BOSCC** Heuristics

Partial Linearization

Vector IR Generator

Divergence Analysis

Recurrence Analysis

Alloca Opt.

**BOSCC** Heuristics

Partial Linearization

Vector IR Generator

- Statically precise sync dependences.
- Conditional reductions and recurrences.

```
for (int i = 0; ...) {
  if (B[i] < 0.0) { a += C[i]; }
}</pre>
```

Divergence Analysis

Recurrence Analysis

Alloca Opt.

**BOSCC Heuristics** 

Partial Linearization

Vector IR Generator

- Statically precise sync dependences.
- Conditional reductions and recurrences.

```
for (int i = 0; ...) {
  if (B[i] < 0.0) { a += C[i]; }
}</pre>
```

• Wavefront intrinsics (any, all, shuffle, ..)

```
for (int i = 0; ...) {
  if (rv_any(p(i))) { /* for all if p(i) for any */ }
}
```

### **RV** architecture

Divergence Analysis

Recurrence Analysis

Alloca Opt.

**BOSCC** Heuristics

Partial Linearization

Vector IR Generator

- Statically precise sync dependences.
- Conditional reductions and recurrences.

```
for (int i = 0; ...) {
  if (B[i] < 0.0) { a += C[i]; }
}</pre>
```

• Wavefront intrinsics (any, all, shuffle, ..)

```
for (int i = 0; ...) {
  if (rv_any(p(i))) { /* for all if p(i) for any */ }
}
```

Conversion of divergent loops (think: Mandelbrot).

### **RV** architecture

Divergence Analysis

Recurrence Analysis

Alloca Opt.

**BOSCC** Heuristics

Partial Linearization

Vector IR Generator

- Statically precise sync dependences.
- Conditional reductions and recurrences.

```
for (int i = 0; ...) {
  if (B[i] < 0.0) { a += C[i]; }
}</pre>
```

• Wavefront intrinsics (any, all, shuffle, ..)

```
for (int i = 0; ...) {
  if (rv_any(p(i))) { /* for all if p(i) for any */ }
}
```

- Conversion of divergent loops (think: Mandelbrot).
- SLEEF vector math (AVX2, AVX512, Advanced SIMD, ..)


### **RV:** Handle with Care!


- **Pragma driven** Will only vectorize where applied.
- No cost model. Will do exactly as ordered.
- No questions asked. Incomplete legality checks
   All loop iterations/function instances have to be independent.

## **RV:** Handle with Care!

- Pragma driven Will only vectorize where applied.
- No cost model. Will do exactly as ordered.
- No questions asked. Incomplete legality checks
   All loop iterations/function instances have to be independent.
- $\rightarrow$  these missing parts are already in VPlan/LLVM

Extensible Vectorization Infrastructure.	






Extensible Vectorization Infrastructure.

Cost Modelling Legality Checks Runtime Checks Automatic Vectorizer

**VPlan** 

Divergence Analysis
Whole-Function Vectorization
Partial Linearization
Data Layout Optimizations

**RV** 




# **Divergence Analysis Stress Test: Rodent**



- **Embree:** Manually vectorized raytracer by Intel.
- **Rodent:** RV-vectorized raytracer.

(A. Pérard-Gayot, Computer Graphics Lab & Intel Visual Computing Institute, Saarland University.)

238 uniform branches, 32 if-converted branches,
 24 vectorized functions with 24 loops.




### Joint Effort with Intel


Let's upstream RV's divergence analysis!

- Joint Effort with Intel to integrate *Divergence Analysis* of RV into VPlan.
- Design Goals
  - no regressions compared to current SCEV-based implementation.
  - precise sync dependences.

### Conclusion




### Conclusion



### **RV** Team

Thorsten Klössner Dominik Montada Arsène Pérard-Gayot Simon Moll

### Conclusion



### **RV Team**

Thorsten Klössner Dominik Montada Arsène Pérard-Gayot Simon Moll

## VPlan talk, today 4:20pm

Vectorizing Loops with VPIan - Current State and Next Steps, Ayal Zaks

# Backup

### **RV: A Unified Region Vectorizer for LLVM**

Simon Moll / Saarland University / Saarland Informatics Campus

### Introduction

The Region Vectorizer provides a single, unified API to vectorize code regions.

 RV is a generalization of the Whole-Function Vectorizer R. Karrenberg, S. Hack, "Whole Function Vectorization" (CGO '11)

### **Applications**

- Outer-Loop Vectorizer An "unroll-and-jam" vectorizer based on RV's analysis and transformations
- pragma omp simd Emit vector code for SIMD regions right from Clang
- Vectorizer Cost Model How much predication? Which memory accesses vectorize well?
- Polly Directly vectorize loops during Polly code generation
- PIR Parallel region vectorizer

# SAARLAND UNIVERSITY COMPUTER SCIENCE

```
rv::VectorizationInfo vi;
// region set up
rv::Region R(xLoop);
vi.setVectorShape (rh)
VectorShape::consecutive());
// Vectorization analysis
rv::analyze(R, vi, domTree, loopInfo);
// Control conversion
rv::linearize(R, vi, domTree, loopInfo);
// Vector IR generation
rv::vectorize(R, vi, domTree);
```

### rv::Region Region


A region can be a subset of the basic blocks in a function or an entire function (omp declare simd).

```
#pragma omp declare simd
float min (float a, float b)
{
    if (a < b) return a; else return b;
}

float min_v8 (<8 x float> a, <8 x float> b) {
    return select(a < b, a, b);
}</pre>
```

# 


### rv::analyze Vectorization Analysis



# (stride, alignment) or T 164 (x) [0] 1 2 3 [4] 5 [6] 7 ... (1,4) (consecutive) 164 (x) (x) (x) (x) (x) (y) (y) (y) (y) (y) (y) (y) (y) (x) (y) (y)

## Branch Divergence

Which branches cause SIMD threads to diverge?





### Loop Divergence

Which loops drop off SIMD threads at different exits?








#### ry::linearize Control Conversion

Optimized linearization of divergent branches









### Loop Divergence

Which loops drop off SIMD threads at different exits?









### rv::linearize Control Conversion

- Optimized linearization of divergent branches and loops (→ predication)
- Preserves uniform branches and loops
- Generates Predicated IR
- 1. All branches are uniform
- 2. Blocks may be predicated





### Future Work

- BOSCC (skip predicated regions if no SIMD thread is active)
   J. Shin. "Introducing Control Flow into Vectorized Code" (PACT '07)
- Multi-dimensional Analysis
   C. Yount, "Vector Folding: Improving Stencil Performance via Multi-dimensional SIMD-vector Representation" (ICESS-CSS-HPCC '15)
- Vectorization of interleaved memory accesses

- Integration with Clang / LoopVectorizer / Polly
- Reductions
  - Development available at GitHub https://github.com/simoll/rv

