Adding a Subtarget Support to LLVM in Five Minutes

Elvina Yakubova / elvinayakubova@gmail.com Advanced Software Technology Lab, Huawei



• To solve the problem of describing the processor architecture, LLVM has a unified format for determining the processor properties required for the compiler which is called TableGen.

https://llvm.org/docs/TableGen/

AArch64.td AArch64Schedule.td AArch64SchedA53.td def Tsv110Model : SchedMachineModel

AArch64SchedA57WriteRes.td

AArch64SchedTsv110.td

AArch64SchedA57.td

AArch64SchedTsv110Details.td

AArch64CallingConvention.td

AArch64InstrAtomics.td

AArch64InstrFormats.td

AArch64InstrInfo.td

AArch64SchedPredicates.td

AArch64SystemOperands.td

AArch64RegisterBanks.td

AArch64RegisterInfo.td



- AArch64GenSubtargetInfo.inc

```
static const llvm::MCSchedModel Tsv110Model = {
4, // IssueWidth
128, // MicroOpBufferSize
4, // LoadLatency
14, // MispredictPenalty
...
true, // CompleteModel
12, // Processor ID
Tsv110ModelProcResources,
Tsv110ModelSchedClasses,
...
}:
```

AArch64MCTargetDesc.cpp

#define GET_SUBTARGETINFO_MC_DESC #include "AArch64GenSubtargetInfo.inc"







- Edit AArch64.td
- Create AArch64Sched<SubtargetName>.td
- Target description in AArch64Schedule.td
- Processor description in AArch64Sched<SubtargetName>.td
 - Define SchedMachineModel
 - Define ProcResources
 - Map processor resources to default SchedWrites
 - Model Refining
- Build



- Edit AArch64.td
- Create AArch64Sched<SubtargetName>.td
- Target description in AArch64Schedule.td
- Processor description in AArch64Sched<SubtargetName>.td
 - Define SchedMachineModel
 - Define ProcResources
 - Map processor resources to default SchedWrites
 - Model Refining
- Build



```
AArch64.td
include "AArch64SchedTsv110.td" // File where you will describe your model
def ProcTSV110: SubtargetFeature<"tsv110", "ARMProcFamily", "TSV110",
                 "HiSilicon TS-V110 processors", [
                HasV8_2aOps,
                FeatureCrypto,
                FeatureCustomCheapAsMoveHandling,
                FeatureFPARMv8,
                FeatureFuseAES,
                FeatureNEON,
                FeaturePerfMon,
                FeaturePostRAScheduler,
                FeatureSPE,
                FeatureFullFP16,
                FeatureFP16FML,
                FeatureDotProd]>;
def: ProcessorModel<"tsv110", Tsv110Model, [ProcTSV110]>;
```



- Edit AArch64.td
- Create AArch64Sched<SubtargetName>.td
- Target description in AArch64Schedule.td
- Processor description in AArch64Sched<SubtargetName>.td
 - Define SchedMachineModel
 - Define ProcResources
 - Map processor resources to default SchedWrites
 - Model Refining
- Build



Create scheduling categories for operands.

```
def Writel : SchedWrite; // ALU
def WritelSReg : SchedWrite; // ALU of Shifted-Reg
def Readl : SchedRead; // ALU
def ReadISReg : SchedRead; // ALU of Shifted-Reg
```

Associate scheduling categories to instructions.

```
class BaseCRC32<bit sf, bits<2> sz, bit C, RegisterClass StreamReg, SDPatternOperator OpNode, string asm> : I<(outs GPR32:$Rd), (ins GPR32:$Rn, StreamReg:$Rm), asm, "\t$Rd, $Rn, $Rm", "", [(set GPR32:$Rd, (OpNode GPR32:$Rn, StreamReg:$Rm))]>, Sched<[WritelSReg, ReadI, ReadISReg]> {
...
}
```

```
AArch64InstrInfo.td

// CRC32
def CRC32Brr : BaseCRC32<0, 0b00, 0, GPR32, int_aarch64_crc32b, "crc32b">;
def CRC32Hrr : BaseCRC32<0, 0b01, 0, GPR32, int_aarch64_crc32h, "crc32h">;
...
```



- Edit AArch64.td
- Create AArch64Sched<SubtargetName>.td
- Target description in AArch64Schedule.td
- Processor description in AArch64Sched<SubtargetName>.td
 - Define SchedMachineModel
 - Define ProcResources
 - Map processor resources to default SchedWrites
 - Model Refining
- Build



How to model pipeline and resources

Define SchedMachineModel

Define Processor Resources

```
let SchedModel = Tsv110Model in {
  def TSV110UnitALU : ProcResource<1>; // ALU1
  def TSV110UnitAB : ProcResource<2>; // ALU2/3/BRU1/2
  def TSV110UnitMDU : ProcResource<1>; // Integer Multi-Cycle
  def TSV110UnitFSU1 : ProcResource<1>; // FP/ASIMD1
  def TSV110UnitFSU2 : ProcResource<1>; // FP/ASIMD2
  def TSV110UnitLdSt : ProcResource<2>; // Load/Store0/1
}
```

Map processor resources to default SchedWrites

AArch64SchedTsv110.td



How to model pipeline and resources

Model refining

Override target default operations with specific processor behavior



Ilvm test-suite

https://llvm.org/docs/TestSuiteGuide.html

test-suite structure: ☐ SingleSource — contains programs that consists of a single source file (small benchmarks). ☐ *MultiSource* – contains entire programs with multiple source files (large benchmarks and whole applications). ☐ *MicroBenchmarks* – programs that use google-benchmark library. They define functions that are executed several times until the measurement results are statistically significant. ☐ External Suites — contains support for running tests which cannot be directly distributed with the test-suite (ex. SPEC) Bitcode – tests that are written in LLVM bitcode. CTMark – set of compile time benchmarks to measure compile time.



IIvm test-suite

https://llvm.org/docs/TestSuiteGuide.html

test-suite structure: ☐ SingleSource — contains programs that consists of a single source file (small benchmarks). ☐ *MultiSource* – contains entire programs with multiple source files (large benchmarks and whole applications). ☐ *MicroBenchmarks* – programs that use google-benchmark library. They define functions that are executed several times until the measurement results are statistically significant. ☐ External Suites — contains support for running tests which cannot be directly distributed with the test-suite (ex. SPEC) Bitcode – tests that are written in LLVM bitcode. CTMark – set of compile time benchmarks to measure compile time.

```
From test-suite-build directory:
# configuration
  cmake \
  -DCMAKE C COMPILER:FILEPATH=clang \
  -DTEST SUITE BENCHMARKING ONLY=ON \
  -DTEST SUITE RUN BENCHMARKS=ON\
  -DCMAKE C FLAGS="-mcpu=tsv110"
  ../test-suite
# build the benchmarks
 make
# run the tests with lit
  llvm-lit −v −j 1 −o res.json
# Show and compare result files
  test-suite/utils/compare.py res.json
```



IIvm test-suite

https://llvm.org/docs/TestSuiteGuide.html

The result for each test is displayed as:

```
PASS: test-suite:: MultiSource/Benchmarks/Rodinia/pathfinder/pathfinder.test (123 of
311)
****** TEST 'test-suite ::
MultiSource/Benchmarks/Rodinia/pathfinder/pathfinder.test' RESULTS *********
compile time: 1.5648
exec_time: 0.3917
hash: "23c06845d751c8861195dd7de31687cf"
link time: 0.0247
size: 71808
size..bss: 1392
size..comment: 122
size..data: 16
size..hash: 56
size..init: 20
size..init array: 8
size..interp: 27
size..note.ABI-tag: 32
size..plt: 128
size..rodata: 8
size..text: 3084
```



IIvm test-suite

https://llvm.org/docs/TestSuiteGuide.html

The result for each test is displayed as:

Compare results from different launches:

PASS: test-suite:: MultiSource/Benchmarks/Rodinia/pathfinder/pathfinder.test (123 of 311) ****** TEST 'test-suite :: MultiSource/Benchmarks/Rodinia/pathfinder/pathfinder.test' RESULTS ********* compile time: 1.5648 exec time: 0.3917 hash: "23c06845d751c8861195dd7de31687cf" link time: 0.0247 size: 71808 size..bss: 1392 size..comment: 122 size..data: 16 size..hash: 56 size..init: 20 size..init array: 8 size..interp: 27 size..note.ABI-tag: 32 size..plt: 128 size..rodata: 8 size..text: 3084

Metric: exec_time
Geomean difference

	Res1.json	Res2.json	Res3.json
count	703	703	703
mean	2207.896468	2207.308501	2206.653598
std	20729.320121	20732.956600	20652.590397
0% 25% 50% 75%	0.000000 1.263045 9.353500 548.393830	0.000000 1.263617 9.368500 547.112793	0.000000 1.263912 9.405600 547.850836
max	364026.84000	363886.43500	362920.14500



IIvm-mca

https://llvm.org/docs/CommandGuide/llvm-mca.html

Ilvm-mca is a performance analysis tool that uses information available in LLVM (e.g. scheduling models) to statically measure the performance of machine code on a specific CPU.

Can be used to:

- Predict performance of code.
- Diagnose potential performance issues.
- Test machine scheduling models.

```
Iterations: 100
Instructions: 100
Total Cycles: 203
Total uOps: 200

Dispatch Width: 4
uOps Per Cycle: 0.99
IPC: 0.49
Block RThroughput: 1.0
```

```
Timeline view:
                      0123456789
Index
           0123456789
                                         sha1su0
                                                      v0.4s, v1.4s, v2.4s
           DeeER.
                                        sha1su0
                                                      v0.4s, v1.4s, v2.4s
           D==eeER
                                        sha1su0
                                                      v0.4s, v1.4s, v2.4s
                                                      v0.4s, v1.4s, v2.4s
                                         sha1su0
                                                      v0.4s, v1.4s, v2.4s
                                        sha1su0
                                         sha1su0
                                                      v0.4s, v1.4s, v2.4s
                                                      v0.4s, v1.4s, v2.4s
                                         sha1su0
                                        sha1su0
                                                      v0.4s, v1.4s, v2.4s
                                         sha1su0
                                                      v0.4s, v1.4s, v2.4s
                                        sha1su0
                                                      v0.4s, v1.4s, v2.4s
Average Wait times (based on the timeline view):
[0]: Executions
 1]: Average time spent waiting in a scheduler's queue
[2]: Average time spent waiting in a scheduler's queue while ready [3]: Average time elapsed from WB until retire stage
                                          sha1su0
                                                      v0.4s, v1.4s, v2.4s
```



Thank you

Elvina Yakubova elvinayakubova@gmail.com