









C:\Users\Megan\Desktop\EE 319k\students\kwt368_mlc4285\Lab5\TableTrafficLight.c

```
// **** 0. Documentation Section ****
     // TableTrafficLight.c for (Lab 10 edX), Lab 5 EE319K
    // Runs on LM4F120/TM4C123
    // Program written by: Kaela Todd and Megan Cooper
    // Date Created: 1/24/2015
    // Last Modified: 3/2/2016
    // Section Wed 4-5pm
    // Lab number: 5
 9
    // Hardware connections
10
    // Hardware Specifications
11
    // east/west red light connected to PB5
12
     // east/west yellow light connected to PB4
    // east/west green light connected to PB3
13
    // north/south facing red light connected to PB2
14
15
    // north/south facing yellow light connected to PB1
    // north/south facing green light connected to PBO
17
    // pedestrian detector connected to PE2 (1=pedestrian present)
18
    // north/south car detector connected to PE1 (1=car present)
19
    // east/west car detector connected to PEO (1=car present)
20
    // "walk" light connected to PF3 (built-in green LED)
    // "don't walk" light connected to PF1 (built-in red LED)
21
22
23
    // **** 1. Pre-processor Directives Section ****
24
    #include <stdint.h>
25
     #include "TExaS.h"
     #include "tm4c123gh6pm.h"
26
    #include "SysTick.h"
27
28
29
30
    #define GPIO PORTE DIR R
                                      (*((volatile uint32 t *)0x40024400))
    #define GPIO PORTE AFSEL R
                                      (*((volatile uint32 t *)0x40024420))
31
    #define GPIO PORTE DEN R
                                      (*((volatile uint32 t *)0x4002451C))
33
    #define GPIO PORTE AMSEL R
                                      (*((volatile uint32 t *)0x40024528))
34
    #define GPIO PORTE PCTL R
                                      (*((volatile uint32 t *)0x4002452C))
3.5
36
                                      (*((volatile uint32_t *)0x400FE108))
    #define SYSCTL RCGC2 R
                                      0 \times 00000010 // port E Clock Gating Control
37
    #define SYSCTL_RCGC2_GPIOE
38
    #define SYSCTL_RCGC2_GPIOB
                                      0x00000002 // port B Clock Gating Control
39
40
    #define GPIO PORTA DATA R
                                      (*((volatile uint32 t *)0x400043FC))
                                      (*((volatile uint32_t *)0x40004400))
41
    #define GPIO PORTA DIR R
                                      (*((volatile uint32_t *)0x40004420))
(*((volatile uint32_t *)0x4000451C))
    #define GPIO PORTA AFSEL R
42
    #define GPIO PORTA DEN R
43
44
    #define GPIO PORTA AMSEL R
                                      (*((volatile uint32 t *)0x40004528))
4.5
    #define GPIO PORTF DATA R
                                      (*((volatile uint32 t *)0x400253FC))
47
    #define GPIO PORTF DIR R
                                      (*((volatile uint32 t *)0x40025400))
48
    #define GPIO PORTF AFSEL R
                                      (*((volatile uint32 t *)0x40025420))
                                       (*((volatile uint32_t *)0x4002551C))
49
    #define GPIO PORTF DEN R
50
    #define GPIO PORTF AMSEL R
                                      (*((volatile uint32 t *)0x40025528))
51
52
                                       (*((volatile uint32_t *)0x400FE608))
    #define SYSCTL_RCGCGPIO_R
53
    #define PA72
                                       (*((volatile uint32_t *)0x400043F0))
                                       (*((volatile uint32_t *)0x40025028))
(*((volatile uint32_t *)0x40025008))
54
     #define PF31
55
     #define PF1
                                       (*((volatile uint32 t *)0x40025020))
    #define PF3
56
57
58
59
    // **** 2. Global Declarations Section *****
    // FUNCTION PROTOTYPES: Each subroutine defined
63
    void DisableInterrupts(void); // Disable interrupts
64
    void EnableInterrupts(void); // Enable interrupts
6.5
    void cDelay(unsigned short count);
66
    extern void Delay(void);
67
     // **** 3. Subroutines Section *****
68
69
     void cDelay(unsigned short count) {
70
         while (count) {
71
           Delay();
72
           count--;
```

```
74
      }
 75
 76
      // Linked data structure
 77
     struct State {
 78
      unsigned long Out;
 79
        unsigned long Time;
 80
       unsigned long Next[8];
 81
      };
 82
      typedef const struct State STyp;
 83
      #define goN
 84
      #define waitN1
 8.5
     #define waitN2
     #define goE
 86
     #define waitE1
 87
 88
     #define waitE2
 89
     #define walk1
 90
     #define walk2
                       7
 91
      #define on1
     #define on2
 92
     #define on3
 93
                       10
     #define on4
 94
                       11
 95
      #define on5
                       12
 96
      #define on6
                       13
 97
      #define off1
 98
      #define off2
                       15
 99
     #define off3
                       16
                       17
100
     #define off4
      #define off5
                       18
101
102
      #define off6
                       19
103
      STyp FSM[20] = {
104
      {0x4C, 20, {goN, waitN2, waitN1, waitN2, goN, waitN2, waitN1, waitN2}},
105
       \{0x4A, 10, \{goE, walk2, goE, walk2, goE, walk2, goE, walk2\}\}
                                                                             //10
106
       \{0x4A, 10, \{walk2, walk2, walk2, walk2, walk2, walk2, walk2, walk2\}\}
                                                                             //10
       {0x61, 20, {goE, waitE2, goE, waitE2, waitE1, waitE2, waitE1, waitE2}},
107
                                                                             //20
108
       \{0x51, 10, \{goN, walk1, goN, walk1, goN, walk1, goN, walk1\}\},
                                                                             //10
109
       \{0x51, 10, \{walk1, walk1, walk1, walk1, walk1, walk1, walk1, walk1, \}
                                                                             //10
110
       \{0x89, 20, \{on1, walk1, on1, walk1, on1, walk1, on1, walk1\}\},\
                                                                             //20
111
       \{0x89, 20, \{on4, walk2, on4, walk2, on4, walk2, on4, walk2\}\}
                                                                             //20
112
               2, {off1,off1,off1,off1,off1,off1,off1}},
       {0x89.
113
       {0x89,
               2, {off2,off2,off2,off2,off2,off2,off2}},
114
       {0x89,
                2, {off3,off3,off3,off3,off3,off3,off3}},
115
               2, {off4,off4,off4,off4,off4,off4,off4}},
       {0x89,
116
               2, {off5,off5,off5,off5,off5,off5,off5}},
       {0x89,
117
       {0x89,
               2, {off6,off6,off6,off6,off6,off6,off6}},
118
       \{0x49,
               2, {on2,on2,on2,on2,on2,on2,on2}},
119
       \{0x49,
               2, {on3,on3,on3,on3,on3,on3,on3}},
120
       \{0x49,
               2, {goN, walk1, goN, walk1, goN, walk1, goN, walk1}},
121
       \{0x49,
               2, {on5,on5,on5,on5,on5,on5,on5}},
122
               2, {on6,on6,on6,on6,on6,on6,on6}},
       {0x49,
123
       \{0x49,
               2, {goE, walk2, goE, walk2, goE, walk2}}
124
       };
125
126
127
      unsigned long S;
                             // index to the current state
128
      unsigned long Input;
129
      uint16 t delay;
130
131
      int main(void){
132
133
        SysTick Init();
134
135
        TExaS Init(SW PIN PE210, LED PIN PB543210); // activate grader and set system clock to 80 MHz
136
137
        volatile unsigned long delay;
138
                                              // 1) A E F
        //SYSCTL_RCGC2_R \mid = 0x31;
139
        //delay = SYSCTL RCGC2 R;
140
141
        //Turn on clock for Ports A, E, and F
        SYSCTL_RCGCGPIO R \mid = 0 \times 31;
142
143
        delay = SYSCTL RCGCGPIO R;
144
```

C:\Users\Megan\Desktop\EE 319k\students\kwt368_mlc4285\Lab5\TableTrafficLight.c

```
//Initialize PortE
         GPIO PORTE DIR R
                               \&= \sim 0 \times 07;
147
         GPIO PORTE AFSEL R &= 0 \times 00;
148
         GPIO PORTE DEN R \mid = 0 \times 07;
149
        //GPIO_PORTE_AMSEL_R &= 0x00;
        //Initialize PortA
150
151
       GPIO_PORTA_DIR_R
                               |= 0xFC;
152
       GPIO_PORTA_AFSEL_R &= ~0xFC;
153
       GPIO PORTA DEN R |= 0xFC;
154
        //GPIO_PORTA_AMSEL_R &= 0x00;
155
        //Initialize PortF
       GPIO_PORTF_DIR_R |= 0 \times 0A;
GPIO_PORTF_AFSEL_R &= \sim 0 \times 0A;
156
157
       GPIO PORTF DEN R \mid = 0 \times 0 A;
158
159
        //GPIO PORTF AMSEL R &= 0x00;
160
161
        S = goN;
162
163
164
        EnableInterrupts();
165
        while(1){
                   = ((FSM[S].Out & 0x3F) << 2);
166
          PA72
                                                                   // Set Traffic LEDs
                 = ((FSM[S].Out & 0x80)>>4);
= ((FSM[S].Out & 0x40)>>5);
                                                                   // Set Walk LEDs
167
           PF3
168
           PF1
                                                                   // Set Don't Walk LEDs
                                                                   // Implement State Delay
169
           cDelay(FSM[S].Time);
                                                                   // Read Sensors
170
           Input = (GPIO PORTE DATA R & 0x07);
171
           S = FSM[S].Next[Input];
172
173
      }
174
```

175

C:\Users\Megan\Desktop\EE 319k\students\kwt368_mlc4285\Lab5\Delay100ms.s

```
|.text|, CODE, READONLY, ALIGN=2
                THUMB
3
                EXPORT Delay
4
5
    Delay
                PUSH {R8,R4}
6
                MOV R8, #50000
7
                SUBS R8, #1
    wait1
8
                BNE wait1
9
                MOV R8, #50000
10
   wait2
                SUBS R8, #1
11
                BNE
                     wait2
12
                MOV R8, #50000
                SUBS R8, #1
13 wait3
14
                BNE wait3
15
                MOV R8, #50000
16 wait4
                SUBS R8, #1
17
                BNE wait4
                MOV R8, #50000
18
19 wait5
                SUBS R8, #1
20
                BNE wait5
21
                MOV R8, #50000
22 wait6
                SUBS R8, #1
23
                BNE wait6
24
                MOV R8, #50000
25
    wait7
                SUBS R8, #1
26
                BNE wait7
27
                MOV R8, #50000
                SUBS R8, #1
28
   wait8
29
                BNE wait8
30
                     {R8,R4}
                POP
31
                BX
                     LR
32
33
                ALIGN
                           ; make sure the end of this section is aligned
34
                END
                           ; end of file
```

C:\Users\Megan\Desktop\C10_TableTrafficLight\C10_TableTrafficLight\SysTick.c

```
// SysTick.h
     // Runs on LM4F120
    // Provide functions that initialize the SysTick module, wait at least a
    // designated number of clock cycles, and wait approximately a multiple
     // of 10 milliseconds using busy wait. After a power-on-reset, the
     // LM4F120 gets its clock from the 16 MHz precision internal oscillator,
     // which can vary by +/- 1\% at room temperature and +/- 3\% across all
     // temperature ranges. If you are using this module, you may need more
     // precise timing, so it is assumed that you are using the PLL to set
10
     // the system clock to 50 MHz. This matters for the function
     // SysTick Wait10ms(), which will wait longer than 10 ms if the clock is
11
12
     // slower.
13
    // Daniel Valvano
    // October 25, 2012
14
15
16
    /* This example accompanies the book
17
        "Embedded Systems: Real Time Interfacing to Arm Cortex M Microcontrollers",
18
        ISBN: 978-1463590154, Jonathan Valvano, copyright (c) 2012
19
        Program 2.11, Section 2.6
20
21
      Copyright 2012 by Jonathan W. Valvano, valvano@mail.utexas.edu
         You may use, edit, run or distribute this file
22
23
         as long as the above copyright notice remains
      THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
24
25
      OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
26
      MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
27
      VALVANO SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
28
      OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
      For more information about my classes, my research, and my books, see
29
      http://users.ece.utexas.edu/~valvano/
31
32
33
34
     // Initialize SysTick with busy wait running at bus clock.
3.5
     #define NVIC ST CTRL R
                                (*((volatile unsigned long *)0xE000E010))
36
     #define NVIC_ST_RELOAD_R
                                  (*((volatile unsigned long *)0xE000E014))
37
     #define NVIC_ST_CURRENT_R
                                  (*((volatile unsigned long *)0xE000E018))
38
    void SysTick_Init(void) {
       NVIC\_ST\_CTRL\_R = 0;
39
                                          // disable SysTick during setup
40
       NVIC_ST_CTRL_R = 0x00000005;
                                        // enable SysTick with core clock
41
     // The delay parameter is in units of the 80 MHz core clock. (12.5 ns)
42
43
     void SysTick Wait(unsigned long delay) {
44
       NVIC ST RELOAD R = delay-1; // number of counts to wait
       NVIC ST CURRENT R = 0;
                                     // any value written to CURRENT clears
45
       while ((\overline{NVIC} ST CTRL R&0x00010000) == 0) { // wait for count flag
47
48
49
     // 10000us equals 10ms
50
    void SysTick Wait10ms(unsigned long delay) {
51
       unsigned long i;
52
       for(i=0; i<delay; i++){</pre>
         SysTick Wait(800000); // wait 10ms
53
54
55
56
57
```