Sequential Logic Circuits

Learning Outcomes

At the end of this activity, you should be able to:

- 1. differentiate combinational and sequential elements in a processor;
- 2. implement sequential logic circuit elements in VHDL;

Contents

1	Resources	1
2	Discussion	1
	2.1 Clocks	
	2.2 Latches	
	2.3 Flip-Flops	
	2.4 Register Files	
	2.5 Static RAM	7
	2.6 Dynamic RAM	8
	2.7 Finite State Machines	8
3	Summary	10
4	Learning Activities	10
5	Deliverable	10

1 Resources

• Video: https://youtu.be/CzyXb T-xgU.

• Source Codes: https://git.io/JU3al

2 Discussion

The discussion in this handout aims only to provide an outline of what is in the video lecture. It is recommended that you watch the video in its entirety.

Sequential elements are sometimes called memory elements because they store state information. The *output* of any memory element dependes on both the *input* and the *value stored* in it. An understanding of clocks is important in the study of sequential elements.

2.1 Clocks

Revision: 2020/09/04 22:04:41

Clocks determine when the current state of a sequential elements needs to be updated. It is a *signal* that transitions from low to high and high to low in a fixed cycle time or clock period. Figure 1 shows an example clock signal. It is a digital signal so it is represented by a square wave and the transition from low to high or high to low is abrupt unlike in analog signals. These abrupt transitions are called *clock edges* which may be a *rising edge* (low to high) or *falling edge* (high to low). The *clock period* is the time to complete a cycle and the number of cycles per second is called the *frequency* in *hertz*. The higher the

frequency the higher the number of cycles per second. We will use these parameters later when we go to the performance evaluation lab.




Figure 1: A clock signal showin the clock period, falling edge, and rising edge.

The updating of state elements is usually done at clock edge to ensure that the signals will be valid. Figure 2 shows a combinational element sandwiched between two state elements. Observe that the updating of the state elements is done at the rising edge. Using the clock edge as marker allows the same state element to be the input and output of the combinational element, without invalidating the signal.




Figure 2: A combinational element is sandwiched between two state elements. The state elements are updated at the rising clock edge.

The VHDL code below shows how to generate a clock signal clk that can be used in a testbench as input to sequential elements being tested.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY clocker_tb IS

END clocker_tb;

ARCHITECTURE behavior OF clocker_tb IS

--100Mhz

CONSTANT frequency: integer := 100e6;

CONSTANT period : time := 1000 ms / frequency;

SIGNAL clk : std_logic := '0';

BEGIN

clk <= not clk after period / 2;

-- do some stuff here using clk as input

END ARCHITECTURE;
```

2.2 Latches

Revision: 2020/09/04 22:04:41

Latches are unclocked memory elements. Figure 3 shows a Set-Reset(SR) latch using two NOR gates. Q is the main output and Q bar is the complement of Q. When Q is true, if S is asserted then Q will be asserted. When R is asserted, then Q bar will be asserted.




Figure 3: A Set-Reset latch.

The code VHDL code for the S-R latch is shown below.

When a clock is added to a latch, it is called a clocked latch. Figure 4 shows a D latch. The clock input is C and the data input is D. Q is the internal state. It is basically an extension of the S-R latch. An important thing to remember is that in clocked latches, the state changes whenever the input change and the clock is asserted.




Figure 4: A D latch.

The VHDL code for the D latch is shown below.

Revision: 2020/09/04 22:04:41

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
```

```
ENTITY d_latch IS

PORT (C, D: IN STD_LOGIC;
Q, Q_BAR: INOUT STD_LOGIC);
END d_latch;

ARCHITECTURE pure_logic OF d_latch IS
BEGIN
Q <= (C AND NOT D) NOR Q_BAR;
Q_BAR <= (D AND C) NOR Q;
END pure_logic;
```

2.3 Flip-Flops

Revision: 2020/09/04 22:04:41

Flip-flops are similar to clocked-latches. The main difference is the update of the state happens at the edge of the clock signal. Recall the advantage of edge-triggered clocking methodology above. Figure 5 shows a D flip-flop using D latches.




Figure 5: A D flip-flop created using two D latches in a master-slave configuration.

The VHDL code for this D flip-flop is shown below. There is a simpler code for this described in the video.

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY dff is
   PORT( D: IN STD_LOGIC;
      C: IN STD_LOGIC;
      Q: INOUT STD_LOGIC;
      Q_BAR: INOUT STD_LOGIC);
END dff;
ARCHITECTURE behavioral OF dff IS
   COMPONENT d_latch IS
      PORT (C, D: IN STD_LOGIC;
      Q, Q_BAR: INOUT STD_LOGIC);
   END COMPONENT;
   SIGNAL u,v: STD_LOGIC;
   SIGNAL NOTC: STD_LOGIC := NOT C;
BEGIN
```

```
master: d_latch port map (C, D, u, v);
slave: d_latch port map (NOTC, u, Q, Q_BAR);
END behavioral;
```

2.4 Register Files

Revision: 2020/09/04 22:04:41




Figure 6: 2-to-1 Multiplexer.




Figure 7: 2-to-1 Multiplexer.




Figure 8: 2-to-1 Multiplexer.

2.5 Static RAM




Figure 9: 2-to-1 Multiplexer.




Figure 10: 2-to-1 Multiplexer.




Figure 11: 2-to-1 Multiplexer.

2.6 Dynamic RAM




Figure 12: 2-to-1 Multiplexer.

2.7 Finite State Machines

Revision: 2020/09/04 22:04:41




Figure 13: 2-to-1 Multiplexer.

	Inputs		
	NScar	EWcar	Next state
NSgreen	0	0	NSgreen
NSgreen	0	1	EWgreen
NSgreen	1	0	NSgreen
NSgreen	1	1	EWgreen
EWgreen	0	0	EWgreen
EWgreen	0	1	EWgreen
EWgreen	1	0	NSgreen
EWgreen	1	1	NSgreen

Figure 14: 2-to-1 Multiplexer.

	Outputs		
	NSlite	EWlite	
NSgreen	1	0	
EWgreen	0	1	

Figure 15: 2-to-1 Multiplexer.




Figure 16: 2-to-1 Multiplexer.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux_2to1 IS

PORT (A, B, S: IN STD_LOGIC;

C: OUT STD_LOGIC);

END mux_2to1;

ARCHITECTURE pure_logic OF mux_2to1 IS

BEGIN

--- C <= (A AND NOT S) OR (B AND S);

C <= A WHEN S='0' ELSE B;

END pure_logic;
```

3 Summary

Revision: 2020/09/04 22:04:41

We discussed some of the sequential elements that are useful in the design of a processor. We also showed the design and implementation of a simple traffic light system.

CMSC 132: Computer Architecture First Semester 2020-2021

4 Learning Activities

Download the source codes for this lab then try experimenting by adding more test cases in the testbenches. Submit a PDF document that shows screenshots of your modifications and runs.

5 Deliverable

Your final deliverable for this lab is described in the accompanying exercise handout.

References

[1] David A. Patterson and John L. Hennessy. Computer Organization and Design: The Hardware/Software Interface, ARM Edition. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, arm edition edition, 2017.