





© 2020 Institute of Computer Science, University  
of the Philippines Los Banos



This work is licensed under the  
Creative Commons  
Attribution-NonCommercial-ShareAlike 4.0  
International License.

To view a copy of this license, visit  
<http://creativecommons.org/licenses/by-nc-sa/4.0/>  
or send a letter to Creative Commons, PO Box  
1866, Mountain View, CA 94042, USA.



**CMSC 132, First Semester AY 2020-2021**

# Computer Architecture

*Joseph Anthony C. Hermocilla*



# Welcome!



University of the Philippines  
**LOS BAÑOS**

# Combinational Elements and Sequential/State Elements



University of the Philippines  
LOS BAÑOS

# Resources

- Source code: <https://bit.ly/2CJ7qVT>
- <http://esd.cs.ucr.edu/labs/tutorial/>
- David A. Patterson and John L. Hennessy. 2017. Computer Organization and Design, ARM Edition: The Hardware/Software Interface (ARM ed.). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA.



University of the Philippines  
LOS BAÑOS

# A disassembled x86(16-bit) boot sector code

```
; Start matter  
[BITS 16]  
[ORG 0x7C00]  
[CPU 8086]
```

```
section .text  
main:
```

```
    mov al, 1  
    mov bl, 1  
    and al, 0  
    or  al, bl  
    add al, bl
```

```
; End matter  
times 510-($-$$) db 0  
dw 0xAA55
```

bootsector.bin: file format binary

Disassembly of section .data:

00000000 <.data>:

```
0:  b0 01  
2:  b3 01  
4:  24 00  
6:  08 d8  
8:  00 d8  
...
```

```
mov    al,0x1  
mov    bl,0x1  
and    al,0x0  
or     al,bl  
add    al,bl
```

```
(gdb) b *0x7c00  
Breakpoint 1 at 0x7c00  
(gdb) c  
Continuing.
```

```
Breakpoint 1, 0x00007c00 in ?? ()  
(gdb) x/10i $eip
```

```
=> 0x7c00:  mov    al,0x1  
0x7c02:  mov    bl,0x1  
0x7c04:  and    al,0x0  
0x7c06:  or     al,bl  
0x7c08:  add    al,bl  
0x7c0a:  add    BYTE PTR [eax],al  
0x7c0c:  add    BYTE PTR [eax],al  
0x7c0e:  add    BYTE PTR [eax],al  
0x7c10:  add    BYTE PTR [eax],al  
0x7c12:  add    BYTE PTR [eax],al
```

```
(gdb) █
```



How do we implement a CPU that will  
execute the code?



University of the Philippines  
LOS BAÑOS

# Definition of Terms

- **Datapath** - The component of the processor that performs arithmetic operations
  - “brawn”
- **Control** - The component of the processor that commands the datapath, memory, and I/O devices according to the instructions of the program
  - “brain”





# Logic elements in the datapath

- **Combinational elements** - Logic elements in the datapath that operate on data values
  - Outputs depend only on the current inputs
  - Given the same input, a combinational element always produces the same output.
  - Examples: **ALU**



# Logic elements in the datapath (cont.)

- **State elements** - contains *state*, has some *internal storage*
  - If we pull the power plug on the computer, we could restart it accurately by loading the state elements with values they contained before we pulled the plug
  - If we saved and restored the state elements it would be as if the computer had never lost power
  - Examples: **instruction and data memories, registers**
  - Has at least two inputs and one output: **(data, clock) -> data**, ex: D-type flip-flop
  - Clock determines when the state element should be written
  - Can be read at any time




# Clocking Methodology

- Defines when signals can be read and when they can be written
- Makes hardware predictable
- Problems occur if the signal is written at the same time that it is read,
  - the value of the read could correspond to the old value, the newly written value, or a mix!
- **Edge-triggered clocking** - that any values stored in a sequential logic element are updated only on a clock edge, which is a quick transition from low to high or high to low




# Example: Edge-triggered

- An edge-triggered methodology allows a state element to be read and written in the same clock cycle without creating a race that could lead to indeterminate data values




# Example: Positive edge-triggered


- **Clock cycle length** - time to propagate the signal from state element 1, through the combinational element, and state element 2



# Single-Cycle Datapath Functional Components



# Single-Cycle Datapath Functional Components with Control



# Combinational Building Blocks




University of the Philippines  
LOS BAÑOS



# Decoders

## A 3-bit decoder



Inputs			Outputs							
12	11	10	Out7	Out6	Out5	Out4	Out3	Out2	Out1	Out0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0



# VHDL Code

Inputs			Outputs							
12	11	10	Out7	Out6	Out5	Out4	Out3	Out2	Out1	Out0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  -----
4  ENTITY decoder_3to8 IS
5      PORT (
6          I2, I1, I0: IN STD_LOGIC;
7          Out7, Out6, Out5, Out4, Out3, Out2,
8              Out1, Out0: OUT STD_LOGIC
9      );
10 END decoder_3to8;
11 -----
12 ARCHITECTURE pure_logic OF decoder_3to8 IS
13 BEGIN
14     Out0 <= NOT I2 AND NOT I1 and NOT I0;
15     Out1 <= NOT I2 AND NOT I1 and I0;
16     Out2 <= NOT I2 AND I1 and NOT I0;
17     Out3 <= NOT I2 AND I1 and I0;
18     Out4 <= I2 AND NOT I1 and NOT I0;
19     Out5 <= I2 AND NOT I1 and I0;
20     Out6 <= I2 AND I1 and NOT I0;
21     Out7 <= I2 AND I1 and I0;
22 END pure_logic;
```



University of the Philippines  
LOS BAÑOS

# Testing


```
$ ghdl -a decoder_3to8.vhdl  
$ ghdl -a decoder_3to8_tb.vhdl  
$ ghdl -e decoder_3to8_tb  
$ ghdl -r decoder_3to8_tb --vcd=decoder_tb.vcd  
--stop-time=500ns  
$ gtkwave decoder_tb.vcd
```




University of the Philippines  
LOS BAÑOS

# Multiplexers/Selectors (1 bit, 2:1 mux)

$$C = (\bar{A} \cdot S) + (B \cdot S)$$



# VHDL Code



```
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3 -----
4 ENTITY mux_2to1 IS
5     PORT (A, B, S: IN STD_LOGIC;
6           C: OUT STD_LOGIC);
7 END mux_2to1;
8 -----
9
10 ARCHITECTURE pure_logic OF mux_2to1 IS
11 BEGIN
12     C <= (A AND NOT S) OR (B AND S);
13 END pure_logic;
```



# Testbench Signal-Port Mapping

```
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3
4 ENTITY mux_2to1_tb IS
5 END mux_2to1_tb;
6
7 ARCHITECTURE behavior OF mux_2to1_tb IS
8     COMPONENT mux_2to1 IS
9         PORT (
10             A, B, S: IN STD_LOGIC;
11             C: OUT STD_LOGIC);
12     END COMPONENT;
13     SIGNAL input: STD_LOGIC_VECTOR(2 DOWNTO 0);
14     SIGNAL output: STD_LOGIC;
15 BEGIN
16     uut: mux_2to1 PORT MAP (
17         S => input(2),
18         A => input(1),
19         B => input(0),
20         C => output
21     );
22     stim_proc: PROCESS
23     BEGIN
24         input <= "010"; wait for 10 ns;
25         assert output='1'
26         report "000 failed,output= " & std_logic'image(output);
27
28         input <= "110"; wait for 10 ns;
29         assert output='0'
30         report "000 failed,output= " & std_logic'image(output);
31
32         WAIT;
33     END PROCESS;
34 END;
```





# Testing

```
$ ghdl -a mux_2to1.vhdl  
$ ghdl -a mux_2to1_tb.vhdl  
$ ghdl -e mux_2to1_tb  
$ ghdl -r mux_2to1_tb --vcd=mux_tb.vcd --stop-time=500ns  
$ gtkwave mux_tb.vcd
```



University of the Philippines  
LOS BAÑOS

An array of  
1-bit  
multiplexers to  
select from  
two 64-bit  
inputs





An array of  
1-bit  
multiplexers to  
select from  
two 4-bit  
inputs in  
VHDL

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  -----
4  ENTITY mux_4bit IS
5      PORT (A, B: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
6            S: IN STD_LOGIC;
7            C: OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
8  END mux_4bit;
9  -----
10 ARCHITECTURE behavioral OF mux_4bit IS
11     COMPONENT mux_2to1 IS
12         PORT (A, B, S: IN STD_LOGIC;
13              C: OUT STD_LOGIC);
14     END COMPONENT;
15 BEGIN
16     Q1: FOR I IN 0 TO 3 GENERATE
17         u1: mux_2to1 port map(A(I), B(I), S, C(I));
18     END GENERATE;
19 END behavioral;
```



# Testbench


```
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3
4 ENTITY mux_4bit_tb IS
5 END mux_4bit_tb;
6
7 ARCHITECTURE behavior OF mux_4bit_tb IS
8     COMPONENT mux_4bit IS
9         PORT (A, B: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
10              S: IN STD_LOGIC;
11              C: OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
12     END COMPONENT;
13     SIGNAL input_A, input_B : STD_LOGIC_VECTOR(3 DOWNTO 0);
14     SIGNAL input_S: STD_LOGIC;
15     SIGNAL output_C: STD_LOGIC_VECTOR(3 DOWNTO 0);
16 BEGIN
17     uut: mux_4bit PORT MAP (
18         S => input_S, A => input_A, B => input_B,
19         C => output_C
20     );
21     stim_proc: PROCESS
22     BEGIN
23         input_A <= "0011"; input_B <= "1000"; input_S <= '0';
24         WAIT FOR 10 ns; ASSERT output_C="0011";
25
26         input_A <= "0011"; input_B <= "1000"; input_S <= '1';
27         WAIT FOR 10 ns; ASSERT output_C="1000";
28         WAIT;
29     END PROCESS;
30 END;
```



# Constructing a 1-bit ALU that performs AND, OR, ADD



# 1-bit logical unit for AND and OR



```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  -----
4  ENTITY and_or IS
5      PORT (a, b, Operation: IN STD_LOGIC;
6            Result: OUT STD_LOGIC);
7  END and_or;
8  -----
9  ARCHITECTURE behavioral OF and_or IS
10     COMPONENT mux_2to1 IS
11         PORT (A, B, S: IN STD_LOGIC;
12               C: OUT STD_LOGIC);
13     END COMPONENT;
14     COMPONENT and_gate IS
15         PORT (A, B: IN STD_LOGIC;
16               C: OUT STD_LOGIC);
17     END COMPONENT;
18     COMPONENT or_gate IS
19         PORT (A, B: IN STD_LOGIC;
20               C: OUT STD_LOGIC);
21     END COMPONENT;
22     SIGNAL u: STD_LOGIC;
23     SIGNAL v: STD_LOGIC;
24 BEGIN
25     u1: and_gate port map(a, b, u);
26     u2: or_gate port map(a, b, v);
27     u3: mux_2to1 port map(u, v,
28                           Operation,
29                           Result);
30 END behavioral;
```






# Testbench

```
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3 ENTITY and_or_tb IS
4 END and_or_tb;
5 ARCHITECTURE behavior OF and_or_tb IS
6     COMPONENT and_or IS
7     PORT (
8         a, b, Operation: IN STD_LOGIC;
9         Result: OUT STD_LOGIC);
10    END COMPONENT;
11    SIGNAL input: STD_LOGIC_VECTOR(2 DOWNTO 0);
12    SIGNAL output: STD_LOGIC;
13 BEGIN
14    UUT: and_or PORT MAP (
15        a => input(1),
16        b => input(0),
17        Operation => input(2),
18        Result => output
19    );
20    STIM_PROC: PROCESS
21    BEGIN
22        input <= "000"; WAIT FOR 10 NS; ASSERT output='0' REPORT "000 failed,output= " & STD_LOGIC'IMAGE(output);
23        input <= "001"; WAIT FOR 10 NS; ASSERT output='0' REPORT "001 failed,output= " & STD_LOGIC'IMAGE(output);
24        input <= "010"; WAIT FOR 10 NS; ASSERT output='0' REPORT "010 failed,output= " & STD_LOGIC'IMAGE(output);
25        input <= "011"; WAIT FOR 10 NS; ASSERT output='1' REPORT "011 failed,output= " & STD_LOGIC'IMAGE(output);
26        input <= "100"; WAIT FOR 10 NS; ASSERT output='0' REPORT "100 failed,output= " & STD_LOGIC'IMAGE(output);
27        input <= "101"; WAIT FOR 10 NS; ASSERT output='1' REPORT "101 failed,output= " & STD_LOGIC'IMAGE(output);
28        input <= "110"; WAIT FOR 10 NS; ASSERT output='1' REPORT "110 failed,output= " & STD_LOGIC'IMAGE(output);
29        input <= "111"; WAIT FOR 10 NS; ASSERT output='1' REPORT "111 failed,output= " & STD_LOGIC'IMAGE(output);
30        WAIT;
31    END PROCESS;
32 END;
```



# 1-bit adder: truth table



Inputs			Outputs		Comments
a	b	CarryIn	CarryOut	Sum	
0	0	0	0	0	$0 + 0 + 0 = 00_{\text{two}}$
0	0	1	0	1	$0 + 0 + 1 = 01_{\text{two}}$
0	1	0	0	1	$0 + 1 + 0 = 01_{\text{two}}$
0	1	1	1	0	$0 + 1 + 1 = 10_{\text{two}}$
1	0	0	0	1	$1 + 0 + 0 = 01_{\text{two}}$
1	0	1	1	0	$1 + 0 + 1 = 10_{\text{two}}$
1	1	0	1	0	$1 + 1 + 0 = 10_{\text{two}}$
1	1	1	1	1	$1 + 1 + 1 = 11_{\text{two}}$




# 1-bit adder: CarryOut (cont..)

[Link: YT video to derive the equations\(CMSC 130 topic\)](#)

$$\text{CarryOut} = (b \cdot \text{CarryIn}) + (a \cdot \text{CarryIn}) + (a \cdot b)$$

Inputs		
a	b	CarryIn
0	1	1
1	0	1
1	1	0
1	1	1

Inputs when CarryOut is 1



## 1-bit adder: Sum (cont..)


$$\text{Sum} = (a \cdot \bar{b} \cdot \overline{\text{CarryIn}}) + (\bar{a} \cdot b \cdot \overline{\text{CarryIn}}) + (\bar{a} \cdot \bar{b} \cdot \text{CarryIn}) + (a \cdot b \cdot \text{CarryIn})$$

$$\text{Sum} = a \text{ xor } b \text{ xor } \text{CarryIn}$$






# Final Adder



```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  -----
4  ENTITY full_adder is
5      PORT ( a : IN STD_LOGIC;
6            b : IN STD_LOGIC;
7            CarryIn : IN STD_LOGIC;
8            Sum : OUT STD_LOGIC;
9            CarryOut : OUT STD_LOGIC);
10 END full_adder;
11 -----
12 ARCHITECTURE gate_level OF full_adder IS
13 BEGIN
14     Sum <= a XOR b XOR CarryIn ;
15     CarryOut <= (a AND b) OR (CarryIn AND a)
16                OR (CarryIn AND b) ;
17 end gate_level;
```




# Final design for 1-bit ALU




# Final design for 1-bit ALU

- Three supported operations, 2:1 mux is not enough!
  - 00 - AND
  - 01 - OR
  - 10 - ADD
- 4:1 mux is needed




## 4:1 mux



```
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3 -----
4 ENTITY mux_4to1 IS
5     PORT (A, B, C, D, S0, S1: IN STD_LOGIC;
6           E: OUT STD_LOGIC);
7 END mux_4to1;
8 -----
9 ARCHITECTURE behavioral OF mux_4to1 IS
10     COMPONENT mux_2to1 IS
11         PORT (A, B, S: IN STD_LOGIC;
12               C: OUT STD_LOGIC);
13     END COMPONENT;
14     SIGNAL u: STD_LOGIC;
15     SIGNAL v: STD_LOGIC;
16 BEGIN
17     u1: mux_2to1 port map(A, B, S1, u);
18     u2: mux_2to1 port map(C, D, S1, v);
19     u3: mux_2to1 port map(u, v, S0, E);
20 END behavioral;
```



# Final design and implementation of a 1-bit ALU



```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  -----
4  ENTITY alu IS
5      PORT (a, b, CarryIn : IN STD_LOGIC;
6            Operation: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
7            Result, CarryOut: OUT STD_LOGIC);
8  END alu;
9  -----
10 ARCHITECTURE behavioral OF alu IS
11     COMPONENT mux_4to1 IS
12         PORT (A, B, C, D, S0, S1: IN STD_LOGIC;
13              E: OUT STD_LOGIC);
14     END COMPONENT;
15     COMPONENT and_gate IS
16         PORT (A, B: IN STD_LOGIC; C: OUT STD_LOGIC);
17     END COMPONENT;
18     COMPONENT or_gate IS
19         PORT (A, B: IN STD_LOGIC; C: OUT STD_LOGIC);
20     END COMPONENT;
21     COMPONENT full_adder IS
22         PORT ( a : IN STD_LOGIC; b : IN STD_LOGIC;
23              CarryIn : IN STD_LOGIC; Sum : OUT STD_LOGIC;
24              CarryOut : OUT STD_LOGIC);
25     END COMPONENT;
26     SIGNAL u, v, w, x: STD_LOGIC;
27 BEGIN
28     u1: and_gate port map(a, b, u);
29     u2: or_gate port map(a, b, v);
30     u3: full_adder port map(a, b, CarryIn, w, CarryOut);
31     u4: mux_4to1 port map(u, v, w, x, Operation(0),
32                           Operation(1), Result);
33 END behavioral;
```



# Testbench

```
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3 ENTITY alu_tb IS
4 END alu_tb;
5 ARCHITECTURE behavior OF alu_tb IS
6     COMPONENT alu IS
7         PORT (a, b, CarryIn: IN STD_LOGIC;
8             Operation: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
9             Result, CarryOut: OUT STD_LOGIC);
10    END COMPONENT;
11    SIGNAL input: STD_LOGIC_VECTOR(4 DOWNTO 0);
12    SIGNAL res, cout: STD_LOGIC;
13 BEGIN
14    UUT: alu PORT MAP (
15        Operation(0) => input(4),
16        Operation(1) => input(3),
17        CarryIn => input(2),
18        a => input(1),
19        b => input(0),
20        Result => res,
21        CarryOut => cout
22    );
23    STIM_PROC: PROCESS
24    BEGIN
25        -- 1 AND 1
26        input <= "00011"; WAIT FOR 10 NS; ASSERT res='1' REPORT "00011 failed,res= " & STD_LOGIC'IMAGE(res);
27        -- 1 OR 1
28        input <= "01011"; WAIT FOR 10 NS; ASSERT res='1' REPORT "01011 failed,res= " & STD_LOGIC'IMAGE(res);
29        -- 1 + 1
30        input <= "10011"; WAIT FOR 10 NS; ASSERT res='0' REPORT "10011 failed,res= " & STD_LOGIC'IMAGE(res);
31        -- 1 + 0
32        input <= "10010"; WAIT FOR 10 NS; ASSERT res='1' REPORT "10011 failed,res= " & STD_LOGIC'IMAGE(res);
33        WAIT;
34    END PROCESS;
35 END;
```



Un

L

LAGOS