

This work is licensed under the Creative Commons
Attribution-NonCommercial-ShareAlike 4.0
International License.

To view a copy of this license, visit http://creativecommons.org/licenses/by-nc-sa/4.0/ or send a letter to Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.



CMSC 132, First Semester AY 2020-2021

Computer Architecture

Joseph Anthony C. Hermocilla



Welcome!



Combinational Elements and Sequential/State Elements



Resources

- Source code: https://bit.ly/2CJ7qVT
- http://esd.cs.ucr.edu/labs/tutorial/
- David A. Patterson and John L. Hennessy. 2017. Computer Organization and Design, ARM Edition: The Hardware/Software Interface (ARM ed.). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA.



A disassembled x86(16-bit) boot sector code

```
: Start matter
                                                                    (gdb) b *0x7c00
[BITS 16]
                                                                    Breakpoint 1 at 0x7c00
ORG 0x7C00]
                                                                    (gdb) c
                                                                    Continuing.
[CPU 8086]
                           bootsector.bin:
                                             file format binary
                                                                    Breakpoint 1, 0x00007c00 in ?? ()
section .text
                                                                    (gdb) x/10i $eip
                           Disassembly of section .data:
main:
                                                                    => 0x7c00:
                                                                                           al,0x1
                                                                                    MOV
                                                                                           bl,0x1
                                                                       0x7c02:
                                                                                    MOV
         mov al, 1
                           000000000 <.data>:
                                                                       0x7c04:
                                                                                           al,0x0
                                                                                    and
                                  b0 01
                                                              al,0x1
         mov bl, 1
                                                        MOV
                                                                                           al,bl
                                                                       0x7c06:
                                                                                    ОГ
                                  b3 01
                                                              bl,0x1
                                                        MOV
         and al, 0
                                                                                           al,bl
                                                                       0x7c08:
                                                                                    add
                                  24 00
                                                        and
                                                              al,0x0
         or al, bl
                                  08 d8
                                                              al,bl
                                                                       0x7c0a:
                                                                                    add
                                                                                           BYTE PTR [eax],al
                                                        OF
                                  00 d8
                                                        add
                                                              al,bl
                                                                       0x7c0c:
                                                                                    add
                                                                                           BYTE PTR [eax],al
         add al, bl
                                                                                    add
                                                                                           BYTE PTR [eax],al
                                  ...
                                                                       0x7c0e:
                                                                                           BYTE PTR [eax],al
                                                                       0x7c10:
                                                                                    add
: End matter
                                                                                    add
                                                                                           BYTE PTR [eax],al
                                                                       0x7c12:
times 510-($-$$) db 0
                                                                    (gdb)
w 0xAA55
```



How do we implement a CPU that will execute the code?



Definition of Terms

- Datapath The component of the processor that performs arithmetic operations
 - o "brawn"
- Control The component of the processor that commands the datapath, memory, and I/O devices according to the instructions of the program
 - o "brain"



Logic elements in the datapath

- Combinational elements Logic elements in the datapath that operate on data values
 - Outputs depend only on the current inputs
 - Given the same input, a combinational element always produces the same output.
 - Examples: ALU



Logic elements in the datapath (cont.)

- State elements contains state, has some internal storage
 - o If we pull the power plug on the computer, we could restart it accurately by loading the state elements with values they contained before we pulled the plug
 - If we saved and restored the state elements it would be as if the computer had never lost power
 - Examples: instruction and data memories, registers
 - Has at least two inputs and one output: (data, clock) -> data, ex: D-type flip-flop
 - Clock determines when the state element should be written
 - Can be read at any time




Clocking Methodology

- Defines when signals can be read and when they can be written
- Makes hardware predictable
- Problems occur if the signal is written at the same time that it is read,
 - the value of the read could correspond to the old value, the newly written value, or a mix!
- Edge-triggered clocking that any values stored in a sequential logic element are updated only on a clock edge, which is a quick transition from low to high or high to low



Example: Edge-triggered


 An edge-triggered methodology allows a state element to be read and written in the same clock cycle without creating a race that could lead to indeterminate data values






Example: Positive edge-triggered

 Clock cycle length - time to propagate the signal from state element 1, through the combinational element, and state element 2




Single-Cycle Datapath Functional Components





Single-Cycle
Datapath
Functional
Components
with Control






Combinational Building Blocks



Decoders

A 3-bit decoder



Inputs			Outputs							
12	11	10	Out7	Out6	Out5	Out4	Out3	Out2	Out1	Out0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0



VHDL Code

			4				_			10
	Inputs		Outputs							
12	11	10	Out7	Out6	Out5	Out4	Out3	Out2	Out1	Out0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0



```
IBRARY ieee;
 2 USE ieee.std logic 1164.all;
   ENTITY decoder 3to8 IS
      PORT (
         I2, I1, I0: IN STD LOGIC;
         Out7. Out6. Out5. Out4. Out3. Out2.
            Out1, Out0: OUT STD LOGIC
10 END decoder 3to8;
  ARCHITECTURE pure logic OF decoder 3to8 IS
13 BEGIN
     Out0 <= NOT I2 AND NOT I1 and NOT I0;
     Out1 <= NOT I2 AND NOT I1 and I0;
     Out2 <= NOT I2 AND I1 and NOT I0;
17
     Out3 <= NOT I2 AND I1 and I0;
18
     Out4 <= I2 AND NOT I1 and NOT I0;
19
     Out5 <= I2 AND NOT I1 and I0;
20
      Out6 <= I2 AND I1 and NOT I0;
```

Out7 <= I2 AND I1 and I0;

22 END pure logic:


Testing

```
$ ghdl -a decoder_3to8.vhdl
$ ghdl -a decoder_3to8_tb.vhdl
$ ghdl -e decoder_3to8_tb
$ ghdl -r decoder_3to8_tb --vcd=decoder_tb.vcd
--stop-time=500ns
$ gtkwave decoder_tb.vcd
```




Multiplexers/Selectors (1 bit, 2:1 mux)

$$C = (\bar{A} \cdot S) + (\bar{B} \cdot S)$$





VHDL Code



```
LIBRARY ieee;
2 USE ieee.std logic 1164.all;
 ENTITY mux_2to1 IS
     PORT (A, B, S: IN STD LOGIC;
     C: OUT STD_LOGIC);
 END mux_2to1;
 ARCHITECTURE pure_logic OF mux_2to1 IS
 BEGIN
    C <= (A AND NOT S) OR (B AND S);
 END pure logic;
```



Testbench Signal-Port Mapping

```
1 LIBRARY ieee:
2 USE ieee std logic 1164 all;
 ENTITY mux 2to1 tb IS
 END mux 2to1 tb:
 ARCHITECTURE behavior OF mux 2to1 tb IS
     COMPONENT mux 2to1 IS
           A, B, S: IN STD LOGIC;
           C: OUT STD LOGIC);
     END COMPONENT;
     SIGNAL input: STD LOGIC VECTOR(2 DOWNTO 0);
     SIGNAL output: STD LOGIC;
     uut: mux 2to1 PORT MAP (
        S \implies input(2).
        A \Rightarrow input(1)
        B \Rightarrow input(0),
        C => output
     stim proc: PROCESS
        input <= "010"; wait for 10 ns;
        assert output='1'
        report "000 failed,output= " & std logic'image(output);
        input <= "110"; wait for 10 ns;
       assert output='0'
        report "000 failed,output= " & std logic'image(output);
```




Testing

```
$ ghdl -a mux_2to1.vhdl
$ ghdl -a mux_2to1_tb.vhdl
$ ghdl -e mux_2to1_tb
$ ghdl -r mux_2to1_tb --vcd=mux_tb.vcd --stop-time=500ns
$ gtkwave mux_tb.vcd
```



An array of 1-bit multiplexers to select from two 64-bit inputs







```
An array of
1-bit
multiplexers to
select from
two 4-bit
inputs in
VHDL
```



```
IBRARY ieee;
          2 USE ieee.std logic 1164.all;
            ENTITY mux 4bit IS
                PORT (A, B: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                   S: IN STD LOGIC;
                   C: OUT STD LOGIC VECTOR(3 DOWNTO 0));
            END mux 4bit;
            ARCHITECTURE behavioral OF mux_4bit IS
               COMPONENT mux 2to1 IS
                   PORT (A, B, S: IN STD LOGIC;
                   C: OUT STD LOGIC);
                END COMPONENT;
         15 BEGIN
               O1: FOR I IN 0 TO 3 GENERATE
                   u1: mux 2to1 port map(A(I), B(I), S, C(I));
               END GENERATE:
University of the Philippin LOS BAÑO END behavioral;
```

Testbench

```
2 USE ieee std logic 1164.all;
4 ENTITY mux 4bit tb IS
5 END mux 4bit tb;
7 ARCHITECTURE behavior OF mux 4bit tb IS
    COMPONENT mux 4bit IS
        PORT (A, B: IN STD LOGIC VECTOR(3 DOWNTO 0);
          S: IN STD LOGIC;
           C: OUT STD LOGIC VECTOR(3 DOWNTO 0));
    END COMPONENT:
    SIGNAL input A, input B : STD LOGIC VECTOR(3 DOWNTO 0);
    SIGNAL input S: STD LOGIC;
    SIGNAL output C: STD LOGIC VECTOR(3 DOWNTO 0);
    uut: mux 4bit PORT MAP (
        S => input S, A => input A, B => input B,
        C => output C
    stim proc: PROCESS
        input A <= "0011"; input B <= "1000"; input S <= '0';
        WAIT FOR 10 ns; ASSERT output C="0011";
       input A <= "0011"; input B <= "1000"; input S <= '1';
        WAIT FOR 10 ns; ASSERT output C="1000";
     END PROCESS:
```


1 LIBRARY ieee:



Constructing a 1-bit ALU that performs AND, OR, ADD



1-bit logical unit for AND and OR






```
LIBRARY ieee;
  USE ieee std logic 1164 all;
  ENTITY and or IS
     PORT (a, b, Operation: IN STD LOGIC;
     Result: OUT STD LOGIC);
  END and or;
  ARCHITECTURE behavioral OF and or IS
     COMPONENT mux 2to1 IS
         PORT (A, B, S: IN STD LOGIC;
         C: OUT STD LOGIC);
      END COMPONENT:
     COMPONENT and gate IS
         PORT (A, B: IN STD LOGIC;
         C: OUT STD LOGIC);
     END COMPONENT:
     COMPONENT or gate IS
         PORT (A, B: IN STD LOGIC;
         C: OUT STD LOGIC);
      END COMPONENT;
     SIGNAL u: STD LOGIC;
      SIGNAL V: STD LOGIC;
     u1: and gate port map(a, b, u);
     u2: or gate port map(a, b, v);
     u3: mux 2to1 port map(u, v,
                      Operation,
                      Result):
30 END behavioral:
```

Testbench

```
IBRARY ieee:
2 USE ieee.std logic 1164.all;
3 ENTITY and or tb IS
4 END and or tb;
5 ARCHITECTURE behavior OF and or tb IS
     COMPONENT and or IS
           a, b, Operation: IN STD LOGIC;
           Result: OUT STD LOGIC):
    SIGNAL input: STD LOGIC VECTOR(2 DOWNTO 0);
     SIGNAL output: STD LOGIC;
    UUT: and or PORT MAP (
        a => input(1).
        b => input(0).
        Operation => input(2).
        Result => output
     STIM PROC: PROCESS
        input <= "000"; WAIT FOR 10 NS; ASSERT output='0' REPORT "000 failed,output= " & STD LOGIC'IMAGE(output);</pre>
        input <= "001"; WAIT FOR 10 NS; ASSERT output='0' REPORT "001 failed,output= " & STD LOGIC'IMAGE(output);</pre>
        input <= "010"; WAIT FOR 10 NS; ASSERT output='0' REPORT</pre>
                                                                  "010 failed,output= " & STD LOGIC'IMAGE(output);
        input <= "011"; WAIT FOR 10 NS; ASSERT output='1' REPORT
                                                                  "011 failed,output= " & STD LOGIC'IMAGE(output);
        input <= "100"; WAIT FOR 10 NS; ASSERT output='0' REPORT
                                                                                        & STD LOGIC'IMAGE(output);
        input <= "101": WAIT FOR 10 NS; ASSERT output='1' REPORT
                                                                                        & STD LOGIC'IMAGE(output);
        input <= "110"; WAIT FOR 10 NS; ASSERT output='1' REPORT
                                                                                        & STD LOGIC'IMAGE(output);
        input <= "111": WAIT FOR 10 NS; ASSERT output='1' REPORT "111 failed.output= " & STD LOGIC'IMAGE(output);</pre>
   LO2 RANO2
```



1-bit adder: truth table



	Inputs		Outp	uts	
а	b	Carryin	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	0 + 1 + 1 = 10 _{two}
1	0	0	0	1	$1 + 0 + 0 = 01_{two}$
1	0	1	1	0	1 + 0 + 1 = 10 _{two}
1	1	0	1	0	1 + 1 + 0 = 10 _{two}
1	1	1	1	1	1 + 1 + 1 = 11 _{two}




1-bit adder: CarryOut (cont..)

$$CarryOut = (b \cdot CarryIn) + (a \cdot CarryIn) + (a \cdot b)$$

Inputs					
а	b	CarryIn			
0	1	1			
1	0	1			
1	1	0			
1	1	1			

Inputs when CarryOut is 1






1-bit adder: Sum (cont..)

$$Sum = (a \cdot \overline{b} \cdot \overline{CarryIn}) + (\overline{a} \cdot b \cdot \overline{CarryIn}) + (\overline{a} \cdot \overline{b} \cdot CarryIn) + (a \cdot b \cdot CarryIn)$$

Sum = a xor b xor CarryIn




Final Adder





```
2 USE IEEE.STD LOGIC 1164.ALL;
   ENTITY full_adder is
      PORT ( a : IN STD LOGIC;
         b : IN STD LOGIC;
         CarryIn : IN STD LOGIC;
         Sum : OUT STD LOGIC;
         CarryOut : OUT STD LOGIC);
10 END full adder;
12 ARCHITECTURE gate level OF full adder IS
13 BEGIN
  Sum <= a XOR b XOR CarryIn ;
    CarryOut <= (a AND b) OR (CarryIn AND a)
                  OR (CarryIn AND b);
   end gate_level;
```

Final design for 1-bit ALU






Final design for 1-bit ALU

- Three supported operations, 2:1 mux is not enough!
 - 00 AND
 - 01 OR
 - o 10 ADD
- 4:1 mux is needed






4:1 mux

```
A
          Mux
В
                                   Mux
          S1
C
          Mux
D
          S1
```

```
LIBRARY ieee:
 2 USE ieee.std logic 1164.all;
  ENTITY mux 4to1 IS
     PORT (A, B, C, D, SO, S1: IN STD LOGIC;
      E: OUT STD LOGIC);
   END mux 4to1;
  ARCHITECTURE behavioral OF mux 4to1 IS
     COMPONENT mux 2to1 IS
10
         PORT (A, B, S: IN STD LOGIC;
        C: OUT STD LOGIC);
     SIGNAL u: STD LOGIC;
     SIGNAL V: STD LOGIC;
16 BEGIN
      u1: mux 2to1 port map(A, B, S1, u);
18
      u2: mux 2to1 port map(C, D, S1, v);
     u3: mux 2to1 port map(u, v, S0, E);
20 END behavioral:
```



Final design and implementation of a 1-bit ALU



```
IBRARY ieee;
  USE ieee.std_logic_1164.all;
  ENTITY alu IS
     PORT (a, b, CarryIn : IN STD LOGIC;
     Operation: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
     Result, CarryOut: OUT STD LOGIC);
 8 END alu:
  ARCHITECTURE behavioral OF alu IS
     COMPONENT mux 4to1 IS
        PORT (A, B, C, D, SO, S1: IN STD LOGIC;
         E: OUT STD LOGIC);
     COMPONENT and gate IS
        PORT (A, B: IN STD LOGIC; C: OUT STD LOGIC);
     END COMPONENT:
     COMPONENT or gate IS
        PORT (A, B: IN STD LOGIC; C: OUT STD LOGIC);
      END COMPONENT:
     COMPONENT full adder is
        PORT ( a : IN STD LOGIC; b : IN STD LOGIC;
            CarryIn : IN STD LOGIC; Sum : OUT STD LOGIC;
            CarryOut : OUT STD LOGIC);
     END COMPONENT:
     SIGNAL u. v. w. x: STD LOGIC;
     u1: and gate port map(a, b, u);
     u2: or_gate port map(a, b, v);
     u3: full_adder port map(a, b, CarryIn, w, CarryOut);
     u4: mux_4to1 port map(u, v, w, x, Operation(0),
                  Operation(1), Result);
33 END behavioral:
```

Testbench

```
1 LIBRARY ieee:
2 USE ieee.std logic 1164.all;
3 ENTITY alu tb IS
4 END alu tb:
5 ARCHITECTURE behavior OF alu tb IS
     COMPONENT alu IS
        PORT (a, b, CarryIn: IN STD LOGIC;
        Operation: IN STD LOGIC VECTOR(1 DOWNTO 0);
        Result, CarryOut: OUT STD LOGIC);
    SIGNAL input: STD LOGIC VECTOR(4 DOWNTO 0);
     SIGNAL res. cout: STD LOGIC:
     UUT: alu PORT MAP (
        Operation(0) => input(4),
        Operation(1) => input(3),
        CarryIn => input(2),
        a \Rightarrow input(1),
        b => input(0).
        Result => res.
        CarryOut => cout
     STIM PROC: PROCESS
        input <= "00011"; WAIT FOR 10 NS; ASSERT res='1' REPORT "00011 failed res= " & STD LOGIC'IMAGE(res)
        input <= "01011"; WAIT FOR 10 NS; ASSERT res='1' REPORT "01011 failed, res= " & STD LOGIC'IMAGE(res)
        input <= "10011"; WAIT FOR 10 NS; ASSERT res='0' REPORT "10011 failed,res= " & STD LOGIC'IMAGE(res)</pre>
        input <= "10010"; WAIT FOR 10 NS; ASSERT res='1' REPORT "10011 failed,res= " & STD LOGIC'IMAGE(res)</pre>
```