

This work is licensed under the Creative Commons
Attribution-NonCommercial-ShareAlike 4.0
International License.

To view a copy of this license, visit http://creativecommons.org/licenses/by-nc-sa/4.0/ or send a letter to Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.



CMSC 132, First Semester AY 2020-2021

### **Computer Architecture**

Joseph Anthony C. Hermocilla



# Sequential/State Elements




## Clocks




#### Clocks

- Needed in sequential logic to decide when an element that contains state should be updated
- A free running signal with a fixed cycle time or clock period
- Cycle time is divided into two portions: clock is high or clock is low
- Edge-triggered clocking all changes in state elements occur on a clock edge




### Clocks (cont.)

- State elements, whose outputs change only after a clock edge, provide valid input to the combinational block
- To ensure that the values written into the state elements on the active clock edge are valid, the clock must have a long enough period



### Clocks (cont.)

 Using edge-triggered methodology allows the same state element to be used as both input and output to the same combinational block





#### Clock in VHDL

```
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3 ENTITY clocker tb IS
4 END clocker tb:
5 ARCHITECTURE behavior OF clocker tb IS
      --100Mhz
     CONSTANT frequency: integer := 100e6;
     CONSTANT period : time := 1000 ms / frequency;
     SIGNAL clk : std logic := '0';
10 BEGIN
    clk <= not clk after period / 2;</pre>
     -- do some stuff here using clk as input
  END ARCHITECTURE:
```




### **Testing**

```
$ ghdl -a clocker_tb.vhdl
$ ghdl -e clocker_tb
$ ghdl -r clocker_tb --vcd=clocker.vcd --stop-time=500ns
$ gtkwave clocker.vcd
```



### GTKWave output of clocker






# Memory Elements: Flip-Flops, Latches, and Registers



### S-R latch (set-reset)


Unclocked - no clock input




University of the Philippines LOS BAÑOS

```
LIBRARY ieee:
2 USE ieee.std logic 1164.all;
  ENTITY sr latch IS
     PORT (R, S: IN STD LOGIC;
     O, O BAR: INOUT STD LOGIC);
  END sr latch:
  ARCHITECTURE pure logic OF sr latch IS
     SIGNAL tmp: STD LOGIC;
11 BEGIN
     Q <= R NOR Q BAR;
     0 BAR <= S NOR 0;
   END pure_logic;
```


#### D latch



```
IBRARY ieee;
 2 USE ieee.std_logic_1164.all;
  ENTITY d latch IS
     PORT (C, D: IN STD LOGIC;
     Q, Q_BAR: INOUT STD_LOGIC);
 7 END d_latch;
 9 ARCHITECTURE pure_logic OF d_latch IS
10 BEGIN
     Q <= (C AND NOT D) NOR Q_BAR;
    Q_BAR <= (D AND C) NOR Q;
13 END pure_logic;
```




### D flip-flop



```
LIBRARY ieee;
  USE ieee.std logic 1164.ALL;
  ENTITY dff is
     PORT( D: IN STD LOGIC;
        C: IN STD LOGIC;
        O: INOUT STD LOGIC;
        O BAR: INOUT STD LOGIC);
  END dff:
  ARCHITECTURE behavioral OF dff IS
     COMPONENT d latch IS
         PORT (C, D: IN STD LOGIC;
        O, O BAR: INOUT STD LOGIC);
     END COMPONENT;
     SIGNAL u.v: STD LOGIC;
     SIGNAL NOTC: STD LOGIC := NOT C;
16 BEGIN
     u1: d_latch port map (C, D, u, v);
     u2: d_latch port map (NOTC, u, Q, Q_BAR);
  END behavioral:
```



### D Flip-Flop Testbench



University of the Philippines
LOS BAÑOS

- CONSTANT frequency: integer := 100e6;
  CONSTANT period : time := 1000 ms / frequency;
  SIGNAL clk : std\_logic := '0';
  COMPONENT dff is
  PORT( D: IN STD\_LOGIC;
  C: IN STD\_LOGIC;
  - 11 C: IN STD\_LOGIC; 12 Q: INOUT STD\_LOGIC; 13 Q\_BAR: INOUT STD\_LOGIC);

5 ARCHITECTURE behavior OF dff\_tb IS

2 USE ieee.std\_logic\_1164.all;

1 [IBRARY ieee;

3 ENTITY dff\_tb IS 4 END dff tb;

- 14 END COMPONENT; 15 SIGNAL D: STD\_LOGIC := '0'; 16 SIGNAL Q: STD\_LOGIC := '0';
  - 17 SIGNAL Q\_BAR: STD\_LOGIC;
    18 BEGIN
    19 clk or not clk after posied;
    - clk <= not clk after period;
      uut: dff PORT MAP (D, clk, Q, Q\_BAR);
      stim proc: PROCESS</pre>
      - GIN D <= '0';
- 23 D <= '0'; 24 WAIT FOR period / 2; 25 D <= '1';
- 26 WAIT FOR 20 ns; 27 D <= '0'; 28 WAIT FOR 20 ns;
- 29 D <= '1'; 30 WAIT; 31 END PROCESS;

32 END ARCHITECTURE;

# Simpler Code for DFF

```
2 USE ieee.std logic 1164.all;
   ENTITY DFF is
  PORT( din: IN STD_LOGIC;
         clk: IN STD LOGIC;
         rst: IN STD LOGIC;
         dout: OUT STD LOGIC);
  END DFF;
10
  ARCHITECTURE behavioral of DFF is
  BEGIN
      PROCESS(rst,clk,din)
14
         BEGIN
            IF (rst='1') THEN
            dout <= '0';
16
         ELSIF(RISING EDGE(clk)) THEN
            dout<= din:
18
19
         END IF:
      END PROCESS:
20
```


1 LIBRARY ieee;

21 END behavioral;



### Setup Time and Hold Time


- Setup time minimum time that input must be valid before the clock edge
- Hold time minimum time that input must be valid after the clock edge





### Register Files


• A register file consists of a set of registers that can be read and written by supplying a register number to be accessed, example: 'al'





### Register Files (cont..)


Implementation of read





### Register Files (cont..)


Implementation of write





### Register Files Example: with 2 1-bit registers

With 2 1-bit registers





```
LIBRARY ieee;
 2 USE ieee.std logic 1164.ALL;
 3 ENTITY reg file is
      PORT(
         read n1: IN STD_LOGIC;
         read n2: IN STD_LOGIC;
         write n: IN STD LOGIC;
         write_data: IN STD_LOGIC := '0'; 33
         write: IN STD LOGIC;
         clk: IN STD LOGIC:
         read data1: OUT STD LOGIC:
         read data2: OUT STD LOGIC);
13 END reg_file;
14 ARCHITECTURE behavioral OF reg file IS
      COMPONENT dff is
         PORT( D: IN STD LOGIC;
                                                SIGNAL decoder out0: STD LOGIC:
            C: IN STD LOGIC;
            O: INOUT STD_LOGIC;
            O BAR: INOUT STD LOGIC);
      END COMPONENT:
      COMPONENT mux 2to1 IS
         PORT (A, B, S: IN STD LOGIC;
         C: OUT STD LOGIC);
      END COMPONENT:
      COMPONENT decoder 1to2 IS
                                           52 END behavioral;
         PORT (I: IN STD_LOGIC;
         Out0, Out1: OUT STD_LOGIC);
      END COMPONENT:
      COMPONENT and gate IS
         PORT (A, B: IN STD_LOGIC;
         C: OUT STD_LOGIC);
      END COMPONENT:
```

```
Register Files Example: with
 2 1-bit registers (v1)
SIGNAL reg0 D: STD LOGIC;
SIGNAL reg0 0: STD_LOGIC;
SIGNAL reg0 O BAR: STD_LOGIC;
SIGNAL reg1 D: STD_LOGIC;
SIGNAL reg1 0: STD LOGIC;
SIGNAL reg1 0 BAR: STD LOGIC;
SIGNAL and 0: STD LOGIC;
```

and0: and gate PORT MAP(write, decoder\_Out0, and\_0);

and1: and gate PORT MAP(write, decoder Out1, and 1);

reg0: dff PORT MAP (write data, and 0, reg0 0, reg0 0 BAR);

reg1: dff PORT MAP (write\_data, and\_1, reg1\_Q, reg1\_Q\_BAR);

mux1: mux 2to1 PORT MAP (reg0\_Q, reg1\_Q, read\_n1, read\_data1);

mux2: mux 2to1 PORT MAP (reg0 0, reg1 0, read n2, read data2);

decoder: decoder 1to2 PORT MAP (write n, decoder Out0, decoder Out1);

SIGNAL and 1: STD\_LOGIC;

SIGNAL decoder out1: STD LOGIC;

```
Register
                           ENTITY reg_file2 is
                              PORT(
Files
                                 read n1: IN STD LOGIC;
                                 read n2: IN STD_LOGIC;
                                 write n: IN STD_LOGIC;
Example:
                                 write data: IN STD LOGIC;
                                 write: IN STD LOGIC:
with 2 1-bit
                                 clk: IN STD LOGIC;
                                 read data1: OUT STD LOGIC;
                                 read data2: OUT STD LOGIC);
registers
                           END reg file2;
                         16 ARCHITECTURE behavioral OF reg_file2 IS
                           TYPE rf type IS ARRAY(0 to 1) of STD_LOGIC;
                         18 SIGNAL registers : rf type;
                              rf: PROCESS(clk)
                         21
                                 IF RISING EDGE(clk) THEN
                         23
                                    IF (write ='1') THEN
                         24
                                       registers(TO_INTEGER(UNSIGNED'('0' & write_n))) <= write_data;</pre>
                         25
                                 END IF;
                                 read data1 <= registers(TO INTEGER(UNSIGNED'( '0' & read n1)));
               University of the Ph
                                 read data2 <= registers(TO INTEGER(UNSIGNED'( '0' & read n2)));
                               END PROCESS:
                           END behavioral:
```

1 LIBRARY ieee:


2 USE ieee.std\_logic\_1164.ALL;
3 USE IEEE.NUMERIC STD.ALL;

# Memory Elements: SRAMs and DRAMs



#### Static RAM


- Has a specific configuration in terms of the number of addressable locations and width of each addressable location
- Example: 2M x 16 SRAM
- Height = # of addressable locations, 2M
- Width = # bits per addressable
   unit, 16 bits





#### Three-state buffer


- Used as shared line which memory cells can assert
- As substitute for giant multiplexer






### 4 x 2 SRAM





### 4M × 8 SRAM as an array of 4K × 1024 arrays






### Dynamic RAM

- the value kept in a cell is stored as a charge in a capacitor
- A single transistor is then used to access this stored charge, either to read the value or to overwrite the charge stored there
- use only a single transistor per bit of storage cheaper than SRAM



#### **DRAM**

- 4M × 1 DRAM is built with a 2048 × 2048 array
- Parity codes are used to detect memory error





### **Finite State Machines**




#### **Finite State Machines**

- a sequential system cannot be described with a truth table
- A finite-state machine has a set of states and two functions, called the next-state function and the output function
- The set of states corresponds to all the possible values of the internal storage
- The next-state function is a combinational function that, given the inputs and the current state, determines the next state of the system
- The output function produces a set of outputs from the current state and the inputs



#### **Finite State Machines**

- Moore machine output function is dependent only on the current state
- Mealy machine output function is dependent on current state and current input





#### Outputs

- NSLite When this signal is asserted, the light on the north-south road is green; when this signal is deasserted, the light on the north-south road is red
- EWLite When this signal is asserted, the light on the east-west road is green when this signal
  is deasserted, the light on the east-west road is red

#### Inputs

- NScar: Indicates that a car is over the detector placed in the roadbed in front of the light on the north-south road (going north or south).
- EWcar: Indicates that a car is over the detector placed in the roadbed in front of the light on the east-west road (going east or west).



- States
  - NSgreen: The traffic light is green in the north-south direction.
  - EWgreen: The traffic light is green in the east-west direction.
- Next state function (user-defined)

	Inputs		
	NScar	EWcar	Next state
NSgreen	0	0	NSgreen
NSgreen	0	1	EWgreen
NSgreen	1	0	NSgreen
NSgreen	1	1	EWgreen
EWgreen	0	0	EWgreen
EWgreen	0	1	EWgreen
EWgreen	1	0	NSgreen
EWgreen	1	1	NSgreen




Output function

	Outputs		
	NSlite	EWlite	
VSgreen	1	0	
EWgreen	0	1	




Graphical Representation of State Transitions (simplified)





- 1. Assign number to states
- NextState = (Not CurrentState AND EWCar) OR (CurrentState and NOT NSCar)
- 3. Output:
  - a. NSLite = NOT CurrentState
  - b. EWLite = CurrentState





```
VHDL Code
                                                                  25
                      University of the Philippines LOS BAÑOS
```

```
ENTITY trafficlite IS
     PORT (EWCar, NSCar, clk: IN STD_LOGIC;
         EWLite, NSLite: OUT STD LOGIC
8 END trafficlite;
  ARCHITECTURE pure logic OF trafficlite IS
     SIGNAL state : STD LOGIC := '0';
12 BEGIN
     PROCESS(clk)
13
     BEGIN
        NSLite <= NOT state; EWLite <= state;
         IF (RISING EDGE(clk)) THEN
            CASE state IS
               WHEN '0' =>
19
                  state <= EWCar:
              WHEN '1' =>
                  state <= NSCar:
22
               WHEN others =>
                  state <= '0':
23
            END CASE:
```

LIBRARY ieee:

END PROCESS;

27 END pure logic;


2 USE ieee.std logic 1164.all;

```
2 USE ieee.std logic 1164.all;
                        3 ENTITY trafficlite tb IS
                       4 END trafficlite tb:
Testbench
                        5 ARCHITECTURE behavior OF trafficlite_tb IS
                             --100Mhz
                            CONSTANT frequency: integer := 100e6;
                            CONSTANT period : time := 1000 ms / frequency;
                            COMPONENT trafficlite IS
                            PORT (EWCar, NSCar, clk: IN STD_LOGIC;
                                EWLite, NSLite: OUT STD LOGIC
                      11
                            );
                      12
                      13
                            END COMPONENT:
                            SIGNAL clk : STD LOGIC := '0';
                      14
                      15
                            SIGNAL inputs : STD LOGIC VECTOR(1 DOWNTO 0);
                            SIGNAL outputs : STD LOGIC VECTOR(1 DOWNTO 0);
                      17 BEGIN
                      18
                            clk <= NOT clk AFTER period / 2;
                            uut: trafficlite PORT MAP (inputs(1),inputs(0),clk,outputs(1),outputs(0));
                      19
                            stim proc: PROCESS
                            BEGIN
                      21
                      22
                               inputs <= "00";
                      23
                               WAIT FOR period;
                                inputs <= "10";
                      24
                       25
                               WAIT FOR period ;
                               inputs <= "01";
                                WAIT FOR period;
                      27
                             END PROCESS:
```

1 LIBRARY ieee;

END ARCHITECTURE:

### Waveform





# Enjoy!:)

