

Alec Bakholdin
Submitted 11/14/2021

```
1 module instruction_memory(  
2     input logic clk, rst,  
3     input logic[2:0] A,  
4  
5     output logic[31:0] RD  
6 );  
7  
8     reg[31:0] instruction_regs[4:0] = '{default: 32'b0};  
9  
10    // this is just to make sure that if someone inputs 5, 6, or 7  
11    // (which are possible given logic[2:0]), that the output is defined  
12    logic[2:0] true_address;  
13    assign true_address = A > 4 ? 4 : A;  
14  
15    always @(posedge clk or negedge rst)  
16    begin  
17        if(!rst) begin  
18            instruction_regs[0] <= 32'b0;  
19            instruction_regs[1] <= 32'b010101_00010_00001_0000000000000001;  
20            instruction_regs[2] <= 32'b010100_01000_00001_0000000000000001;  
21            instruction_regs[3] <= 32'b100100_00011_00100_00001_000000000000;  
22            instruction_regs[4] <= 32'b101100_01010_01000_00001_000000000000;  
23        end  
24        else begin  
25            RD <= instruction_regs[true_address];  
26        end  
27    end  
28 endmodule  
29
```

```
1 module register_file(  
2     input logic clk, rst,  
3     input logic [4:0] A1, A2, A3,  
4     input logic [31:0] WD3,  
5     input logic WE3,  
6     output logic [31:0] RD1, RD2, probe  
7 );  
8  
9     reg[31:0] registers [31:0];  
10    initial begin  
11        for(int i = 0; i < 32; i++) begin  
12            registers[i] <= i;  
13        end  
14    end  
15  
16    assign RD1 = registers[A1];  
17    assign RD2 = registers[A2];  
18    assign probe = registers[A3];  
19  
20    always @(posedge clk or negedge rst)  
21    begin  
22        if(!rst) begin  
23            for(int i = 0; i < 32; i++) begin  
24                registers[i] <= i;  
25            end  
26        else if(WE3) begin;  
27            #1;  
28            registers[A3] <= WD3;  
29        end;  
30    end  
31 endmodule  
32  
33
```

```
1 module ALU(  
2     input logic[31:0] SrcA, SrcB,  
3     input logic[2:0] ALUControl,  
4     output logic[31:0] ALUResult  
5 );  
6  
7     always_comb  
8     case(ALUControl)  
9         3'b010: ALUResult <= SrcA + SrcB;  
10        3'b110: ALUResult <= SrcA - SrcB;  
11        default: ALUResult <= 0;  
12    endcase  
13  
14 endmodule  
15  
16
```

```

1 module MUX_RegDst(
2     input logic RegDst,
3     input logic[31:0] Instr,
4     output logic[5:0] RegDst_out
5 );
6
7     assign RegDst_out = RegDst ? Instr[15:11] : Instr[20:16];
8
9 endmodule
10

```

```

1 module MUX_MemtoReg(
2     input logic MemtoReg,
3     input logic[31:0] ALUResult, RD,
4     output logic[31:0] MemtoReg_out
5 );
6
7     assign MemtoReg_out = MemtoReg ? RD : ALUResult;
8
9 endmodule
10

```

```

1 module MUX_ALUSrc(
2     input logic ALUSrc,
3     input logic[31:0] RD2, SignImm,
4     output logic[31:0] ALUSrc_out
5 );
6
7     assign ALUSrc_out = ALUSrc ? SignImm : RD2;
8
9 endmodule
10

```

```

1 module sign_extend(
2     input logic[15:0] Imm,
3     output logic[31:0] SignImm
4 );
5
6     int intImm;
7     assign intImm = shortint'(Imm);
8     assign SignImm = intImm;
9
10 endmodule

```

```

1 module data_memory(
2     input logic clk, rst,
3     input logic[31:0] A, wD,
4     input logic wE,
5
6     output logic[31:0] RD, probe
7 );
8
9     reg[31:0] memory [31:0];
10    initial begin
11        for(int i = 0; i < 32; i++) begin
12            memory[i] <= i;
13        end
14
15        logic[4:0] low_5_bits;
16        assign low_5_bits = A[4:0];
17
18        assign RD = memory[low_5_bits];
19        assign probe = memory[low_5_bits];
20
21        always @(posedge clk or negedge rst)
22        begin
23            if(!rst) begin
24                for(int i = 0; i < 32; i++) begin
25                    memory[i] <= i;
26                end
27            end
28            else if(wE) begin
29                #1;
30                memory[low_5_bits] <= wD;
31            end
32        end
33
34 endmodule
35

```

```


1  module PC_testbench;
2
3      logic clk = 0, instr_clk = 0, rst = 1, Regwrite, Memwrite;
4      logic[2:0] instruction_A = 0;
5      logic[31:0] target_instruction;
6      logic[31:0] probe_register_file, probe_data_memory;
7
8      instruction_memory instruction_memory_inst(instr_clk, rst, instruction_A, target_instruction);
9      PC inst(clk, rst, instruction_A, Regwrite, Memwrite, probe_register_file, probe_data_memory);
10
11      logic [5:0] opcode, sw_opcode = 6'b010100;
12      assign opcode = target_instruction[31:26];
13      assign Regwrite = opcode != 0 & opcode != sw_opcode;
14      assign Memwrite = opcode == sw_opcode;
15
16      initial begin
17          #1; rst = 0; #1; rst = 1;
18      end
19
20      always
21      begin
22          instr_clk = 0;
23          clk = 0; #10;
24          instruction_A = (instruction_A + 1) % 5;
25          if(instruction_A == 0) begin
26              #5; rst = 0; #1; rst = 1; #3;
27          end
28          else #9;
29              instr_clk = 1; #1;
30              clk = 1; #20;
31          end
32      end
33  endmodule
34

```

```

1  module PC(
2      input logic clk, rst,
3      input logic[2:0] instruction_A,
4      input logic Regwrite, Memwrite,
5
6      output logic[31:0] probe_register_file,
7      output logic[31:0] probe_data_memory
8  );
9
10     logic[31:0] instruction;
11     instruction_memory inst(clk, rst, instruction_A, instruction);
12
13     // parsing opcode
14     logic[5:0] opcode;
15     assign opcode = instruction[31:26];
16     logic RegDst, ALUSrc, MemtoReg;
17     logic[2:0] ALUControl;
18     assign RegDst = opcode[5];
19     assign ALUSrc = opcode[4];
20     assign ALUControl = opcode[3:1];
21     assign MemtoReg = opcode[0];
22
23     // register_file variables
24     logic[31:0] RD1, RD2, WD3;
25     logic[4:0] A1, A2, A3;
26     assign A1 = instruction[25:21];
27     assign A2 = instruction[20:16];
28     MUX_RegDst MUX_RegDst_inst(RegDst, instruction, A3);
29     register_file register_file_inst(clk, rst, A1, A2, A3, WD3, Regwrite, RD1, RD2, probe_register_file);
30
31     // sign_extend variables
32     logic[15:0] low_16_bits;
33     logic[31:0] signImm;
34     assign low_16_bits = instruction[15:0];
35     sign_extend sign_extend_inst(low_16_bits, signImm);
36
37     // ALU variables
38     logic[31:0] SrcA, SrcB, ALUResult;
39     assign SrcA = RD1;
40     MUX_ALUSrc MUX_ALUSrc_inst(ALUSrc, RD2, signImm, SrcB);
41     ALU ALU_inst(SrcA, SrcB, ALUControl, ALUResult);
42
43     // data_memory variables
44     logic[4:0] A;
45     logic[31:0] WD, RD;
46     assign A = ALUResult;
47     assign WD = RD2;
48     data_memory data_memory_inst(clk, rst, A, WD, Memwrite, RD, probe_data_memory);
49
50     // MemtoReg MUX
51     MUX_MemtoReg MUX_MemtoReg_inst(MemtoReg, ALUResult, RD, WD3);
52
53  endmodule

```



I found this lab very cool! I've learned about circuits, transistors, combinational logic, then sequential logic, so I've learned a fair amount of how electronics work at a low level. Finally I have a step that links logic circuits to assembly, which I found fascinating. I've written my own little assembly compiler that compiled RISC-V code into 32-bit instructions to test different instructions. Again, all very cool.