Alec Bakholdin Submitted 11/14/2021

```
123456789
              module instruction_memory(
input logic clk, rst,
input logic[2:0] A,
                             output logic[31:0] RD
                             reg[31:0] instruction_regs[4:0] = '{default: 32'b0};
                             // this is just to make sure that if someone inputs 5, 6, or 7
// (which are possible given logic[2:0]), that together output is defined logic[2:0] true_address;
assign true_address = A > 4 ? 4 : A;
  10
  11
 12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
                             always @(posedge clk or negedge rst)
                           always @(poseuge c.m.
begin
    if(!rst) begin
        instruction_regs[0] <= 32'b0;
        instruction_regs[1] <= 32'b010100_00001_000001_000000000001;
        instruction_regs[2] <= 32'b010100_01000_00001_00000000000001;
        instruction_regs[3] <= 32'b100100_00011_00100_00001_00000000000;
        instruction_regs[4] <= 32'b100100_01010_01000_00001_00000000000;

and
              E
                                       end
                  endmodule
            module register_file(
   input logic clk, rst,
   input logic [4:0] A1, A2, A3,
   input logic [31:0] wD3,
   input logic wE3,
   output logic [31:0] RD1, RD2, probe
}
   6
            [);
                        reg[31:0] registers [31:0];
initial begin
  for(int i = 0; i < 32; i++) begin
    registers[i] <= i;
end</pre>
10
11
             12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
30
                         assign RD1 = registers[A1];
assign RD2 = registers[A2];
assign probe = registers[A3];
                        always @(posedge clk or negedge rst)
if(!rst) begin
    for(int i = 0; i < 32; i++) begin
        registers[i] <= i;
end</pre>
             end
                                else if(WE3) begin;
             registers[A3] <= WD3;
31
32
33
                 endmodule
   123456789
             □ module ALU(
                        input logic[31:0] SrcA, SrcB, input logic[2:0] ALUControl, output logic[31:0] ALUResult
              );
                        always_comb
case(ALUControl)
             3'b010: ALUResult <= SrcA + SrcB;
3'b110: ALUResult <= SrcA - SrcB;
default: ALUResult <= 0;
 10
11
12
13
14
                 endmodule
15
```

```
1
2
3
4
5
6
7
                assign RegDst_out = RegDst ? Instr[15:11] : Instr[20:16];
  8
          endmodule
 10
        □ module MUX_MemtoReg(
                input logic MemtoReg,
input logic[31:0] ALUResult, RD,
output logic[31:0] MemtoReg_out
  2
3
4
5
         );
  67
                assign MemtoReg_out = MemtoReg ? RD : ALUResult;
8
9
10
          endmodule
       | module MUX_ALUSrc(
| input logic ALUSrc,
| input logic[31:0] RD2, SignImm,
| output logic[31:0] ALUSrc_out
  123456789
                assign ALUSrc_out = ALUSrc ? SignImm : RD2;
          endmodule
 10
        module sign_extend(
    input logic[15:0] Imm,
    output logic[31:0] SignImm
  1
2
3
4
5
6
7
                int intImm;
                assign intImm = shortint'(Imm);
assign SignImm = intImm;
8
9
10
          endmodule
       □module data_memory(
input logic clk, rst,
input logic[31:0] A, WD,
input logic WE,
1 2 3 4 5 6 6 7 8 9 10 11 1 13 14 15 6 16 7 18 19 20 1 22 23 24 5 26 27 28 9 33 1 33 33 34
                output logic[31:0] RD, probe
        L);
                end
                logic[4:0] low_5_bits;
assign low_5_bits = A[4:0];
                assign RD = memory[low_5_bits];
assign probe = memory[low_5_bits];
                always @(posedge clk or negedge rst)
               always begin
if(!rst) begin
for(int i = 0; i < 32; i++) begin
memory[i] <= i;
       -
                      end
else if(WE) begin
                         #1;
                            memory[low_5_bits] <= WD;
                end
         endmodule
```

```
module PC_testbench;
                         logic clk = 0, instr_clk = 0, rst = 1, RegWrite, MemWrite;
logic[2:0] instruction_A = 0;
logic[31:0] target_instruction;
logic[31:0] probe_register_file, probe_data_memory;
  4
5
6
7
8
9
10
                         instruction_memory instruction_memory_inst(instr_clk, rst, instruction_A, target_instruction);
PC PC_inst(clk, rst, instruction_A, RegWrite, MemWrite, probe_register_file, probe_data_memory);
                         logic [5:0] opcode, sw_opcode = 6'b010100;
assign opcode = target_instruction[31:26];
assign RegWrite = opcode != 0 & opcode != sw_opcode;
assign MemWrite = opcode == sw_opcode;
11
12
13
14
15
16
17
                         initial begin
     #1; rst = 0; #1; rst = 1;
            end
19
                         always
begin
20
21
22
23
24
25
26
27
28
29
            instr_clk = 0;
clk = 0; #10;
instruction_A = (instruction_A + 1) % 5;
if(instruction_A == 0) begin
    #5; rst = 0; #1; rst = 1; #3;
end
                                            else #9;
instr_clk = 1; #1;
clk = 1; #20;
30
31
32
               endmodule
```

/PC_testbench/PC_inst/dk	-No Data-									
<pre>/PC_testbench/PC_inst/rst</pre>	-No Data-	1								
☐ → /PC_testbench/PC_inst/instruction_A	-No Data-	(001		(010		(011		(100		(000
<pre>/PC_testbench/PC_inst/RegWrite</pre>	-No Data-									
<pre>/PC_testbench/PC_inst/MemWrite</pre>	-No Data-									
PC_testbench/PC_inst/probe_register_file	-No Data-		(5				7		2	
/PC_testbench/PC_inst/probe_data_memory	-No Data-	0	5		5		7		2	

I found this lab very cool! I've learned about circuits, transistors, combinational logic, then sequential logic, so I've learned a fair amount of how electronics work at a low level. Finally I have a step that links logic circuits to assembly, which I found fascinating. I've written my own little assembly compiler that compiled RISC-V code into 32-bit instructions to test different instructions. Again, all very cool.