ATLAS: Audio Tracking Laser-Assisted Light Show

Arya Goutam and Alec Vercruysse

CONTENTS

I	Introduction		
	I-A	Motivation	1
	I-B	Overview	1
II	Design		1
	II-A	FPGA Design	1
		II-A1 ADC Interface	2
		II-A2 Fast Fourier Transform	
		Computation	3
		II-A3 Beat Onset Detection	3
	II-B	Microcontroller Design	4
III	Results		5
App	endix A:	Bill of Materials	6
App	endix B:	MAX10 FPGA SystemVerilog Code	7
• •	B-A	i2s.sv	7
	B-B	fft.sv	12
	B-C	spi.sv	18
	B-D	beat_track.sv	21
	В-Е	testbenches.sv	23
	B-F	twiddle.py	29
	B-G	fft.cpp	30
Арр	endix C:	STM32F401RE C Code	33
• •	C-A	Servo.c	33
Refe	erences		37

Abstract—We propose a design of a system that projects a laser light show that synchronizes to to music. The system samples audio input with a PCM1808 stereo ADC, and a MAX10 FPGA analyzes the frequency content of the song to find percussive elements in order to determine beat onsets. An STM32 microcontroller uses the beat onset locations to control a servo that rotates a multi-pattern diffraction grating and two laser diodes which shine through this grating. While in practice the design requires the song to have percussive elements and the algorithm is sensitive to input audio volume, the system can accurately identify and rapidly responds to beats and produces a compelling visual effect.

I. INTRODUCTION

A. Motivation

Light shows are often used to enhance music but coordinating lighting with music is challenging to do on the fly, especially with a low-cost setup. Our goal for this project

A. Goutam and A. Vercruysse are Engineering Majors in the class of 2023 at Harvey Mudd College, CA.

was to design a system that automatically creates interesting lighting effects which are synchronized to a live audio input.

B. Overview

The system shown in Figure 1 above is described here:

- 1) Stereo audio is passed from a computer to the PCM.
- 2) The PCM passes digital audio output to the FPGA.
- The FPGA reads the digital audio, computes beat onsets and sends pulses to the MCU when it detects a beat onset.
- 4) The MCU uses the beat onset pulses to compute the song's tempo, choose a light pattern according to the tempo, and synchronize the pattern with the beats of the song.
- 5) The synchronized light pattern is displayed via control signals to the lasers and the servo.

II. DESIGN

The system consists of a straightforward signal path that starts as the PCM1808 ADC samples the stereo audio input, and is then processed by the MAX10 FPGA. The FPGA then outputs beat onset information to the STM32 MCU, which drives a hobby servo motor with diffraction grating attached.

A. FPGA Design

The 10M08SAU169 FPGA is responsible for interfacing with the PCM1808 stereo audio ADC as well as performing the digital signal processing required to determine beat onsets from the audio signal. Beat detection is performed based on the threshold detection of a spectral-based novelty function.

TABLE I 10M08SAU169 FPGA RESOURCE USAGE

Total Logic Elements	6,060 / 8,064	75%
Total Pins	26 / 130	20%
Total Memory Bits	1,024 / 387,072	< 1%
Total 9-bit multipliers	12 / 48	25%

This FPGA had just enough logic elements to implement all modules, including I2S, FFT, and beat detection. Table I demonstrates that 75% of logic elements are being used by the current design. However, since memory usage is extremely small (corresponding to a single 32 bit x 32 sample RAM), Quartus is preferring to infer register logic rather than memory for some memory modules including twiddle bit ROM and FFT RAM.




Fig. 1. System Block diagram displaying all components and signal paths within system.




Fig. 2. Block diagram and relevant I2S communication protocol of the of the PCM1808 ADC used for audio input sampling. $\mathtt{MD1=0},\,\mathtt{MD0=0},\,\mathtt{and}\,\,\mathtt{FMT=0}$ to set the operating mode to slave-mode with I2S communication. AGND and DGND were tied together, with VCC and VDD tied to the 5V and 3.3V outputs of the Nucleo-64 development board, respectively.

1) ADC Interface: Although the FPGA includes an onboard ADC, an external one was used to sample the audio. This was done in order to reduce the complexity of external hardware as well as provide for maximum possible flexibility and minimum possible noise.

Since conventional line-level audio signals are stereo, two ADC channels are required in order to sample the song. Furthermore, line-level audio is zero centered, while the FPGA can only work with positive voltage, so therefore the signal would require biasing to sample with an FPGA. Lastly, the PCM1808 is much higher-performance than the FPGA not only does it have 24 bit resolution (versus 12), it also performs all required anti-aliasing filtering before sampling. For a nominal 44.875 kHz sample rate, the PCM1808 samples at 3 MSPS and performs decimation and high pass to ensure that no aliasing occurs and no DC component exists in the signal. In addition, the PCM1808 exposes an extremely simple I2S slave-mode interface that allows for a fully synchronous design with the FPGA driving all sampling clocks, to allow for simple integration with the rest of the system. Lastly, the device requires only 3.3V and 5V power supplies, both of which already exist on the MAX10/Nucleo-64 development platform that is used for all work in E155. The block diagram and I2S communication example waveform can be seen in Fig.

Since the purpose of the E155 final project focused on digital logic design and no points were given for analog front end (AFE) design, the flexibility of the simple all-in-one solution of the PCM1808 was preferred to a more custom AFE that leveraged the existing ADC on-board the FPGA. The low component count required of this design also allowed for the extremely quick single-iteration development of a PCB for the PCM1808 and all associated audio jacks required to interface the system with input audio.

A custom PCB was developed that included input (and output) 3.5mm and RCA audio jacks that allow the system to sit as a "man-in-the-middle" between an audio source and amplifier or listening device. The schematic of the PCB can be seen in Fig. 3. For maximum flexibility, all control signals were routed to the FPGA. Ultimately, the slave-mode I2S interface was selected, sampling at 46.875 kHz. This sampling frequency allows for a Nyquist frequency above 20 kHz, which is considered to be the upper frequency limit of human hearing. Therefore this sampling frequency should accurately capture all audible information in the analog audio input. Since the FPGA runs at 12MHz, the PCM1808 system clock (scki), which runs at 256*46.875KHz = 12MHz was derived directly from the FPGA. Furthermore, a power of 2-based prescaler was used to derive the associated left/right clock (lrck) and bit clock (bck) signals required for I2S communication.

Since all I2S clock signals were derived from the same prescale counter, the value of the counter was also used to determine state for the I2S master input module on the FPGA. For example, the bit index was determined by sampling the 5 bits (6:2) above the bit index sampled to derive the bit clock (1).

The bit index and left-right select clock were used to determine when to shift input data into the left and right channel shift registers. At the end of each frame consisting of a left and right channel sample, stable left/right sample registers were written to and an output "sample ready" (newsample_valid) signal was generated.

The operation of the I2S input module was verified via a unit-testbench in ModelSim.

2) Fast Fourier Transform Computation: The 32-point Fast Fourier Transform (FFT) is computed using a multi-cycle module based on the non-pipelined reference implementation by Slade in [1]. The design consists of a single butterfly unit which reads from and writes to two dual-port RAM blocks "ping-pong" configuration. That is, for a certain level of FFT computation, one RAM is reading pairs of a and b inputs to the butterfly while the other is writing the resultant values. On the next level, the reading RAM becomes the writing one, and the writing RAM becomes the reading one. An address generation unit (AGU) controls the logic to handle both the ping-pong operation of the RAM as well as determine the pairs of values that need to serve as inputs to the butterfly operation at each clock cycle. A block diagram of this implementation is shown in Figure 4.

Additional control logic was implemented in order to load the RAM with samples prior to computation, read the output spectrum values after computation, and reset the module after computation.

3

The state of the FPGA was determined by an external control Finite State Machine composed of the states FFT_LOADING, FFT_STARTING, FFT_WAITING, FFT WRITING and FFT RESETTING. The state machine waits in the FFT LOADING state until 32 samples are loaded into the FFT, at which point it enters the FFT STARTING state to drive the start logic. The state machine then enters the FFT WAITING logic until it receives the done signal from the AGU. At this point the state machine enters the FFT_WRITING state to allow the output spectrum values to be read into another module. This control module also generates the addresses required to properly load and write out the data into and out of the FFT module. Once all values are written, the state machine enters FFT_RESETTING to reset the AGU before the next computation. After this, the state goes back to FFT_LOADING and the cycle is repeated.

The load logic was implemented by inferring multiplexers between the AGU and RAM0 that allowed the write-enable, write-data, and address lines to be controlled by a load module that takes the input samples and writes them in the correct order to the FFT RAM ¹.

The write logic was implemented in a similar manner, by inferring multiplexers that allowed the external FFT control module to access the address port of the RAM containing the output values.

The FFT computation is computed in less time than it takes to receive a single sample from the ADC, so all samples read in by the ADC are ultimately fed into the FFT module. This essentially results in an STFT module with a hop size equal to the window size of 32.

The FFT module was verified with a unit-testbench in ModelSim, specifically by comparing output spectra to ones computed on identical input in Python with NumPy. Note that the output values reported in Table V of Slade do not match the values reported in Figure 3 of Slade, and are incorrect. Furthermore, our implementation uses roots-of-unity (twiddle) values $w_m = e^{-j2\pi m/N}$, while Slade uses a less standard convention, $w_m = e^{j2\pi m/N}$, which means that the sign of the imaginary parts of the output values produced by the two different implementations of the FFT are flipped. A crucial resource used when testing the FFT module was referencing a working C implementation (adapted from the one in Slade), which allowed ground-truth intermediate values to be examined. This was crucial to verifying the operation of the butterfly unit and address generation unit in particular. The reference implementation is included in Appendix B-G.

3) Beat Onset Detection: The spectrum of a song can be considered to contain both harmonic and percussive information. Harmonic instruments and voices typically produce fundamental tones below 1 kHz, with harmonics of lower intensity appearing in frequency bins that are multiples of the fundamental. Percussive elements, however, such as drums, can be considered to generate impulses in the time domain. Impulses in the time domain correspond to spectral content at




Fig. 3. Schematic of the ADC interface PCB. Note that the multiple audio jacks that allow it to be placed in the middle of an existing audio system.




Fig. 4. Diagram of our Cooley-Tukey FFT System Verilog implementation based on Slade's paper and Prof. Brake's slides [1].

every frequency, so often drums and percussive elements will appear in high-frequency bins, depending on the mastering of the song and the specific instruments involved. Figure 5 displays an example spectrum of an electronic dance music (EDM) song that demonstrates this.

To take advantage of the high-frequency and broadband nature of percussive components, beat onsets were calculated by performing debounced thresholding of a novelty function computed by summing the magnitudes of the upper frequency bins.

As the output values of the FFT are being read sequentially, a complex multiplier computes the magnitude of each frequency bin by multiplying it with its complex conjugate. If the bin is between bins 10 and 15 inclusive, an accumulator accumulates this magnitude. The value of the accumulator is compared to a threshold to determine whether or not the sample could correspond to a beat. Hysteresis is implemented




Fig. 5. Example log-magnitude Spectrum of a snippet of the EDM song "ACRAZE - Do it to It". Note that the upper frequency bins that correspond to the hi-hats provide steady tempo information, while the melodic and vocal parts of the song rest primarily in the lower frequency bins.

to ensure that a single beat in the song that spans multiple samples does not trigger the beat onset detector multiple times. Fig. 6 demonstrates this hysteresis for an example beat in a song.

B. Microcontroller Design

The STM32F401RE microcontroller (MCU) reads a pulsed beat onset signal from the FPGA and creates light patterns by controlling the servo and the two lasers.

The servo position is controlled by changing the duty cycle of a square wave signal. 770 μ s of high time out of 20 ms corresponds to a position of zero degrees while 2270 μ s corresponds to a position of 180 degrees. Positions are referred to as x μ s. Our MCU simply writes out two binary signals for laser control.

The lasers are controlled with a dual laser driver circuit. To create this circuit, we used a prebuilt dual laser driver

• $60 < BPM \le 120$

• $120 < BPM \le 240$

Once a pattern is selected, the servo oscillates between the servo start position and the servo end position. These transitions happen exactly at the beat onset times. The MCU also enables the lasers according to the selected pattern by writing the two binary "laser on" signals to our laser driver circuit.

5

60000 debounced beat-detection output summed STFT bins 10-15 50000 example threshold 40000 magnitude 30000 20000 10000 0 50 100 150 200 250 300 STFT frame index

example beat detection

Fig. 6. Example beat-detection in the EDM song "ACRAZE - Do it to It". The orange trace corresponds to the sum of the upper frequency bins. The blue trace (beat detection out) goes high when the threshold is first reached. A "debounce" timer then counts down from there, resetting every time the threshold is reached, to only allow the beat to be detected again once the orange trace has been below the threshold for some minimum time. In practice, the blue signal only goes high when the beat is first detected, and the counter logic is stored and handled separately, but the logic displayed in this figure is helpful for visualization of the algorithm.

Hitec HS-311 MCV: Pin A4 Beatonset MCU: PinA FPGA: PINHS 11-GND Ireen _aser 11+ ECZ-2NZ Dual Laser Driver 12-Vin + ECZ-2NZ

Fig. 7. Circuit diagram detailing physical connections between MCU, servo, and lasers

board and inserted relays into the power wires going to the lasers. The MCU digital pins could not source enough current to activate the relays so we used NPN transistors to drive the relays and electrically control the flow of power to the lasers. We chose to use a relay instead of a transistor to avoid modifying the properties of the existing laser driver circuit. A circuit diagram of our MCU subsystem is presented in Figure 7.

A light pattern is encoded with four values:

- 1) Servo Starting Rotation (pulse width μ s)
- 2) Servo Ending Rotation (pulse width μ s)
- 3) Red Laser On (0 or 1)
- 4) Green Laser On (0 or 1)

Beats per minute (BPM) is calculated using the time difference between the last two beat onset pulses, and a pattern is assigned depending upon which bucket the BPM falls into from the following:

III. RESULTS

The efficacy of our system is highly dependent upon the song that is fed into it. Songs with a consistent percussive element, such as a clap or drum hit, produced the best results. In these cases, the beat onset detection algorithm captures nearly all of the beats and the lasers produce an aesthetically interesting light show that is closely synchronized to the input song. Additionally, the system functions best when the input song is sent at maximum volume.

There are a few ways we could have improved the system given more time:

- Introduce an automatic gain control circuit. We believe this would allow for songs at varying volumes to perform well with ATLAS.
- 2) Compute a log-magnitude spectrogram. Humans perceive the loudness of sound on a log scale so operating on a log-magnitude spectrogram is likely to yield beat detections that better align with a human's perception of beats
- Reduce the hop size of the STFT to be half of the window size by double-buffering the input sample windows, which provides for a more conventional STFT computation.
- 4) Experiment with different FFT window sizes and bucket summation indices. Varying the window size and bucket summation indices could allow ATLAS to work on a greater variety of musical genres. For example, a higher FFT window size with beat detection based on a summation of the low frequency buckets could produce good beat tracking in rock songs with a prominent bassline. Higher frequency resolution that enables the spectrum to differentiate fundamental frequencies of different notes would also enable the system to operate successfully with more conventional beat-detection algorithms such as spectral-flux based novelty functions.

ACKNOWLEDGMENT

The authors would like to thank Prof. Joshua Brake for his invaluable guidance with our final project. We also appreciate the insightful feedback we received on our project by the class. Lastly, we thank Sam Abdelmuati in the stockroom for his help regarding part selection.

APPENDIX A BILL OF MATERIALS

TABLE II BILL OF MATERIALS

Ct.	Description	Part Number	Extended Price
1	stereo ADC	PCM1808PW	\$2.23
2	cap cer 1uf 50v 0805	C2012JB1H105K085AB	\$0.374
3	cap cer 0.1uf 50v 0805	CGA4J2X8R1H104K125AA	\$0.396
3	cap cer 10uf 25v 0805	C2012JB1E106M085AC	\$1.26
2	conn jack stereo 3.5mm SMD	SJ-3523-SMT-TR	\$1.88
1	conn header vert 40pos 2.54mm	SBH11-PBPC-D20-ST-BK	\$0.73
5	JLCPCB boards (+ shipping)	_	\$8.98
1	laser + diffraction grating module	ZQ-B338	\$20.99
1	Hitec hobby servo	HS-311	N/A ²
2	relay	EC2-5NJ	N/A ³
2	NPN darlington transistor	MPSA13	N/A ⁴
2	330 ohm resistor	_	N/A ⁵

²already owned

³from stock room

⁴from stock room

⁵from stock room

APPENDIX B MAX10 FPGA SYSTEMVERILOG CODE

A. i2s.sv

```
12MHz MAX1000 clk, H6
  module final_fpga(input logic
                                     clk, //
                   input logic
                                     nreset, //
                                                global reset, E6 (right btn)
                                                                 PB6_G12
                   input logic
                                     din, //
                                                I2S DOUT,
                   input logic
                                    uscki, //
                                                SPI clk,
                                                                 PB3 J12
                   input logic
                                     umosi, //
                                                                 PB5_J13
                                                SPI MOSI,
                   input logic
                                     uce, //
                                                SPI CE,
                                                                 PA10 L12
                   input logic [3:0] sw1, //
                                                threshold sel. E1, C2, C1, D1
                   \hookrightarrow (DIP SW1)
                                    bck, //
                   output logic
                                                I2S bit clock,
                                                                PA7 J2
                   output logic
                                    lrck, //
                                                I2S 1/r clk.
                                                                 PA6 J1
                   output logic
                                   scki, //
                                                PCM1808 sys clk, PA5_H4
                   output logic
                                    fmt, //
                                                PCM1808 FMT,
                                                                 PA8 J10
11
                   output logic [1:0] md, //
                                                PCM1808 MD1 & MD0, PC7_H13, PA9_H10
12
                   output logic miso, //
                                               SPI MISO,
                                                                PB4_K11
13
                   output logic [7:0] LEDs, // debug LEDs
                                                                 (see MAX1000 user
14

    guide)

                   output logic
                                     beat_out // beat (to MCU) H5 (thru a jumper
15
                   \rightarrow to MCU)
                   );
16
17
     //////// reset
18
     // active high reset, active low btns
     logic
                                     reset;
20
     assign reset = ~(nreset);
21
     //assign LEDs[0] = reset;
22
     /////// end reset
24
     //////// I2S/PCM1808
     assign md = 2'b00; // see PCM1808 table 2 (slave mode)
26
     assign fmt = 0;  // see PCM1808 table 3 (i2s mode)
27
28
     logic
                                     newsample;
29
                                     left, right;
     logic [23:0]
30
     i2s pcm_in(clk, reset, din, bck, lrck, scki, left, right, newsample);
31
     /////// end I2S/PCM1808
32
33
     //////// FFT
34
     logic
                                     fft_start, fft_done, i2s_load, fft_load,
35
     → fft_reset, fft_creset, fft_write;
     logic [31:0]
                                    fft_wd;
36
     logic signed [15:0]
                                    left_msbs;
     logic signed [15:0]
                                    fft rd;
38
     logic [5:0]
                                     sample_ctr;
40
     assign fft_reset = reset | fft_creset;
     assign left_msbs = left[23:8];
42
     assign fft_rd = left_msbs >>> 5; // arithmetic shift right
43
     fft fft(clk, fft_reset, fft_start, fft_load, fft_rd, fft_wd, fft_done);
44
     fft control i2s fft glue(clk, reset, newsample, fft done, fft start, fft load,
45

    fft_creset, fft_write, sample_ctr);

     //////// end FFT
46
47
     /////// store result
48
     logic [31:0]
                                     res_count; // result count
```

```
- 8
```

```
logic
                                        posedge_fft_done;
50
      pos_edge pos_edge_fft_done(clk, fft_done, posedge_fft_done);
51
      always_ff @(posedge clk)
52
        begin
53
           if
                    (reset)
                              res_count <= 0;
54
           else if (posedge_fft_done) res_count <= res_count + 1'b1;</pre>
55
        end
57
      logic [31:0]
                                         spectrum_result [0:31];
      always_ff @(posedge clk) begin
59
         if (fft_write)
60
           begin
61
              spectrum_result[sample_ctr] <= fft_wd;</pre>
           end
63
      end
      /////// end store result
65
66
      67
      logic [31:0] spi data;
68
      logic [4:0] spi_adr;
69
      assign spi_data = spectrum_result[spi_adr];
70
      spi_slave spi(clk, reset, uscki, umosi, uce, spi_data, spi_adr, miso);
71
      //////// end SPI
72
73
      //////// beat tracking
74
      logic [7:0] thresh, accum_stable;
      logic
                  beat_ctr, posedge_beat_out;
76
      assign thresh = \{1'b0, sw1, 2'b0\};
      assign LEDs = {accum_stable[7:1], beat_ctr};
78
      beat_track beattrack(clk, reset, sample_ctr, fft_wd, fft_write, fft_done, thresh,

→ beat_out, accum_stable);
      pos_edge pos_edge_beat_out(clk, beat_out, posedge_beat_out);
80
81
82
      always_ff @(posedge clk) begin
         if (reset)
83
           beat ctr <= 0;</pre>
84
         else if (posedge_beat_out)
85
           beat_ctr <= beat_ctr + 1'b1;</pre>
      end
87
      /////// end beat tracking
88
   endmodule // final fpga
90
   typedef enum logic [3:0] {FFT_LOADING, FFT_STARTING, FFT_WAITING, FFT_WRITING,
   → FFT_RESETTING, FFT_ERROR} statetype;
  module fft_control(input logic
93
                      input logic
                                         reset,
                      input logic
                                         newsample,
95
                      input logic
                                         fft done,
                      output logic
                                         fft start,
97
                      output logic
                                         fft load,
98
                      output logic
                                         fft_reset,
99
                      output logic
                                         fft write,
100
                      output logic [5:0] sample_ctr);
101
102
                                  state, nextstate;
      statetype
103
104
      always_ff @(posedge clk) begin
105
```

```
9
```

```
(reset || (state == FFT_RESETTING))
106
           sample ctr <= 0;</pre>
107
         else if ((newsample && (state == FFT_LOADING)) || (state == FFT_WRITING ||

→ nextstate == FFT_WRITING))
           sample_ctr <= sample_ctr + 1'b1;</pre>
         else if (state == FFT_WAITING)
110
           sample_ctr <= 0; // this case needs to be checked after the previous</pre>
111
                                in case state is WAITING but nextstate is WRITING.
112
      end
113
114
      always_ff @(posedge clk) begin
115
         if (reset) state <= FFT_LOADING;</pre>
116
         else state <= nextstate;</pre>
117
      end
118
119
      always_comb begin
120
         case (state)
121
           FFT_LOADING :
122
             if (sample ctr == 32) nextstate = FFT STARTING;
123
                                      nextstate = FFT LOADING;
             else
124
           FFT_STARTING:
                                      nextstate = FFT_WAITING;
125
           FFT_WAITING :
             if (fft_done)
                                      nextstate = FFT_WRITING;
127
             else
                                      nextstate = FFT_WAITING;
           FFT WRITING :
129
             if (sample_ctr == 32) nextstate = FFT_RESETTING;
             else
                                      nextstate = FFT_WRITING;
131
           FFT_RESETTING:
                                      nextstate = FFT_LOADING;
132
                                      nextstate = FFT_ERROR; // debug
           default
133
         endcase // case (state)
      end
135
136
      assign fft_load = (state == FFT_LOADING) & newsample;
137
      assign fft_start = (state == FFT_STARTING);
138
      assign fft_reset = (state == FFT_RESETTING);
139
      assign fft write = (state == FFT WRITING || nextstate == FFT WRITING);
140
141
   endmodule // control
142
143
   module i2s(input logic
                                   clk,
144
              input logic
                                   reset,
145
                                   din, // PCM1808 DOUT,
                                                                   PB6 G12
               input logic
146
                                   bck, // bit clock,
                                                                    PA7 J2
              output logic
                                   lrck, // left/right clk,
              output logic
                                                                    PA6 J1
148
              output logic
                                   scki, // PCM1808 system clock, PA5_H4
              output logic [23:0] left,
150
               output logic [23:0] right,
151
              output logic
                                   newsample valid);
152
      154
155
      // Fs = 46.875 KHz
156
      logic [8:0]
                                   prescaler; // 9-bit prescaler
157
                                   // 256 * Fs = 12 MHz
      assign scki = clk;
158
      assign bck = prescaler[1]; // 64 * Fs = 3 MHz = 12 MHz / 4
159
      assign lrck = prescaler[7]; // 1 * Fs = 12 Mhz / 256
160
161
      always_ff @(posedge clk)
162
```

```
begin
163
            if (reset)
164
165
              prescaler <= 0;</pre>
            else
166
              prescaler <= prescaler + 9'd1;</pre>
167
         end
168
       169
170
       // left and right shift registers
      logic [23:0]
                                     lsreg, rsreg;
172
      // samples the prescaler to figure out what bit should currently be sampled.
174
       // sampling occurs on bit 1 and bit 24, NOT bit 0!
175
      logic [4:0]
                                     bit state;
176
      assign bit_state = prescaler[6:2];
178
       // shift register enable logic
179
      logic
                                     shift_en;
180
      assign shift en = ((bit state >= 1) && (bit state <= 24) && !reset);
181
182
       // shift register operation. samples DOUT only when shift_en.
183
       // this should be the only register that is not clocked directly from clk!!
184
      always_ff @(posedge bck)
185
        begin
            if (!lrck && shift_en)
                                         // left
187
              begin
                 lsreg <= {lsreg[22:0], din};</pre>
189
                 rsreg <= rsreg;
191
            else if (lrck && shift_en) // right
              begin
193
                 rsreg <= {rsreg[22:0], din};
                 lsreg <= lsreg;</pre>
195
              end
196
        end // shift register operation
197
198
       // load shift regs into output regs.
199
       // update both regs at once, once every fs.
200
       // this way, left and right will always contain a valid sample.
201
       logic newsample;
202
      assign newsample = (bit_state == 25 && lrck && prescaler[1:0] == 0); // once every

→ cvcle

      assign newsample_valid = (bit_state == 26 && lrck && prescaler[1:0] == 0); // once
       → we can sample it!
      always_ff @(posedge clk)
205
        begin
206
            if (reset)
              begin
208
                 left <= 0;
                 right <= 0;
210
              end
211
            else if (newsample)
212
              begin
213
                 left <= lsreg;</pre>
214
                 right <= rsreq;
215
              end
216
            else
217
              begin
218
```

```
11
```

B. fft.sv

```
// the width is the bit width (e.g. if width=16, 16 real and 16 im bits).
2 // the input should be width-5 to account for bit growth.
  module fft
     \# (parameter width=16, N_2=5, hann=0) // N_2 is log base 2 of N (points)
      (input logic
                                   clk,
       input logic
                                   reset,
6
       input logic
                                   start,
       input logic
                                   load,
       input logic [width-1:0]
                                   rd, // real read data in
       output logic [2*width-1:0] wd, // complex write data out
10
       output logic
                                   done);
11
12
      logic
                                   enable; // for AGU operation
      logic
                                   rdsel; // read from RAMO or RAM1
14
                                   we0_agu, we0, we1; // RAMx write enable
      logic
15
      logic [N_2 - 1:0]
                                   adr0a_agu, adr0b_agu, adr0a, adr0b, adr0a_load,
16
      → adr0b load, adr0a load agu, adr1a, adr1b, adr1a agu;
      logic [N 2 - 2:0]
                                   twiddleadr; // twiddle ROM adr
17
                                   twiddle, a, b, writea, writeb, aout, bout, rd0a, rd0b,
      logic [2*width-1:0]
18

    rdla, rdlb, val_in;

19
      // LOAD LOGIC
20
      fft_load #(width, N_2, hann) loader(clk, reset, load, rd, adr0a_load, adr0b_load,
21

    val_in);

      assign adr0a_load_agu = load ? adr0a_load : adr0a_agu;
22
      assign adr0b = load ? adr0b_load : adr0b_agu;
      assign writea = load ? val_in : aout;
24
      assign writeb = load ? val_in : bout;
      assign we0
                  = load ? 1'b1 : we0 agu;
26
27
      // AGU ENABLE LOGIC
28
29
      always_ff @(posedge clk)
       begin
30
                   (start) enable <= 1;
31
           else if (done || reset) enable <= 0;</pre>
32
        end
33
34
      // OUTPUT LOGIC
35
      logic [N_2-1:0] out_idx;
36
                 = N_2[0] ? rdla : rdlb; // ram holding results depends on even-ness of
      assign wd
37
      \rightarrow log2(N-points)s?
      assign adr0a = done ? out_idx : adr0a_load_agu;
38
      assign adr1a = done ? out_idx : adr1a_agu;
40
      always_ff @(posedge clk)
41
        begin
42
                   (reset) out_idx <= 0;</pre>
           else if (done) out_idx <= out_idx + 1'b1;</pre>
44
        end
46
      fft agu #(width, N 2) agu(clk, enable, reset, done, rdsel, we0 agu, adr0a agu,
47
      → adr0b_agu, wel, adr1a_agu, adr1b, twiddleadr);
48
      fft_twiddleROM #(width, N_2) twiddlerom(twiddleadr, twiddle);
49
      twoport_RAM #(width, N_2) ram0(clk, we0, adr0a, adr0b, writea, writeb, rd0a, rd0b);
50
      twoport_RAM #(width, N_2) ram1(clk, we1, adr1a, adr1b, aout, bout, rd1a, rd1b);
51
```

```
assign a = rdsel ? rd1a : rd0a;
53
      assign b = rdsel ? rd1b : rd0b;
54
       fft_butterfly #(width) bgu(twiddle, a, b, aout, bout);
55
   endmodule // fft
57
   module fft load
59
     #(parameter width=16, N_2=5, hann=0) // hann: bool, whether or not to window.
60
       (input logic clk,
61
       input logic
                                     reset,
62
       input logic
                                     load,
63
       input logic [width-1:0]
                                     rd,
       output logic [N_2-1:0]
                                     adr0a load,
65
       output logic [N_2-1:0]
                                     adr0b load,
       output logic [2*width-1:0] val_in);
67
68
       logic [N_2-1:0]
                                     idx;
69
       logic [width-1:0]
                                     val in re;
70
71
      bit_reverse #(N_2) reverseaddr(idx, adr0a_load);
72
      assign adr0b_load = adr0a_load;
73
74
      always_ff @(posedge clk)
75
        begin
76
            if (reset) begin
               idx <= 0;
78
            end else if (load) begin
79
               idx <= idx + 1'b1;
80
            end
        end
82
       logic
                     [2*width-1:0] untruncated_mult;
84
       logic signed [width-1:0]
                                   hann_coeff;
      hann_lut #(width, N_2) hann_rom(clk, idx, hann_coeff);
86
      assign untruncated mult = hann coeff * rd;
87
      assign val_in_re = hann ? untruncated_mult[2*width-2:width-1] : rd;
      assign val_in = {val_in_re, 16'b0}; // imaginary is all zeros!
90
   endmodule // fft_load
91
92
   module bit reverse
93
     # (parameter N_2=5)
94
       (input logic [N_2-1:0] in,
95
       output logic [N_2-1:0] out);
97
      genvar
                                 i;
       generate
99
          for(i=0; i<N_2; i=i+1) begin : BIT_REVERSE</pre>
             assign out[i] = in[N_2-i-1];
101
          end
102
      endgenerate
103
104
   endmodule // bit_reverse
105
106
   // 32-point FFT address generation unit
107
   module fft_aqu
108
     # (parameter width=16, N_2=5)
```

```
(input logic
110
                                  clk,
111
        input logic
                                  enable,
        input logic
112
                                  reset,
        output logic
                                  done,
113
        output logic
                                  rdsel,
114
        output logic
                                  we0,
115
        output logic [N_2-1:0] adr0a,
        output logic [N_2-1:0] adr0b,
117
        output logic
                                  wel,
        output logic [N_2-1:0] adr1a,
119
        output logic [N_2-1:0] adr1b,
120
        output logic [N_2-2:0] twiddleadr);
121
       logic [N 2-1:0]
                                  fftLevel = 0;
123
       logic [N_2-1:0]
                                  flyInd = 0;
125
       logic [N_2-1:0]
                                  adrA;
126
       logic [N_2-1:0]
                                  adrB;
127
128
       always_ff @(posedge clk) begin
129
          if (reset) begin
130
             fftLevel <= 0;</pre>
131
             flyInd <= 0;
132
          end
133
          // Increment fftLevel and flyInd
134
          else if(enable === 1 & ~done) begin
             if(flyInd < 2**(N_2 - 1) - 1) begin
136
                 flyInd <= flyInd + 1'd1;
137
             end else begin
138
                 flyInd <= 0;
                 fftLevel <= fftLevel + 1'd1;</pre>
140
141
              end
          end
142
143
       end
144
       // sets done when we are finished with the fft
145
       assign done = (fftLevel == (N 2));
146
       calcAddr #(width, N_2) adrCalc(fftLevel, flyInd, adrA, adrB, twiddleadr);
147
148
       assign adr0a = adrA;
149
       assign adr1a = adrA;
151
       assign adr0b = adrB;
       assign adr1b = adrB;
153
       // flips every cycle
155
       assign we0 = fftLevel[0] & enable;
       assign we1 = ~fftLevel[0] & enable;
157
       // flips every cycle
159
       assign rdsel = fftLevel[0];
160
161
   endmodule // fft aqu
162
163
164
   // todo: parameterize for more than 32-point FFT.
   module calcAddr
165
      # (parameter width=16, N_2=5)
166
       (input logic [N_2-1:0]
                                    fftLevel,
167
```

```
input logic [N_2-1:0] flyInd,
        output logic [N 2-1:0] adrA,
169
       output logic [N_2-1:0] adrB,
170
        output logic [N_2-2:0] twiddleadr);
171
172
       logic [N_2-1:0]
                                 tempA;
173
       logic [N_2-1:0]
                                 tempB;
174
175
      always_comb begin
          tempA = flyInd << 1'd1;</pre>
177
          tempB = tempA + 1'd1;
          adrA = ((tempA << fftLevel) | (tempA >> (N_2 - fftLevel))) & 5'h1f;
179
          adrB = ((tempB << fftLevel) | (tempB >> (N_2 - fftLevel))) & 5'h1f;
181
          twiddleadr = ((32'hffff_fff0 >> fftLevel) & 32'hf) & flyInd;
       end
183
   endmodule // calcAddr
184
185
   module fft twiddleROM
186
     # (parameter width=16, N_2=5)
187
       (input logic [N_2-2:0] twiddleadr, // 0 - 1023 = 10 bits
188
       output logic [2*width-1:0] twiddle);
189
190
       // twiddle table pseudocode: w[k] = w[k-1] * w,
       // where w[0] = 1 and w = exp(-j 2pi/N)
192
       // for k=0...N/2-1
194
       logic [2*width-1:0]
                                     vectors [0:2**(N_2-1)-1];
       initial $readmemb("rom/twiddle.vectors", vectors);
196
      assign twiddle = vectors[twiddleadr];
198
   endmodule // fft_twiddleROM
199
200
201
   // make sure the script rom/hann.py has been run with
202
   // the desired width! the `width` param should be equal to `q` in the script.
203
   // todo: test hann windowing (does the read need to be clocked)?
   module hann_lut
205
     # (parameter width=16, N_2=5)
206
       (input logic
                                   clk,
207
       input logic [N_2-1:0]
                                   idx,
208
       output logic [width-1:0] out);
209
      logic [width-1:0]
                                   vectors[2**N 2-1:0];
211
      initial $readmemb("rom/hann.vectors", vectors);
212
213
      always @ (posedge clk)
        out <= vectors[idx];
215
216
   endmodule // hann lut
217
218
219
   // explicit so that it is inferred, and we control
220
   // the truncation of the output.
221
222
   module mult
223
     # (parameter width=16)
       (input logic signed [width-1:0]
224
       input logic signed [width-1:0]
225
```

```
output logic signed [width-1:0] out);
226
227
      logic [2*width-1:0]
228
                                          untruncated_out;
229
      assign untruncated_out = a * b;
230
      assign out = untruncated_out[30:15];
231
      // see slade paper. this works as long as we're not
      // multiplying two maximum mag. negative numbers.
233
   endmodule // mult
235
236
237
   module complex mult
     #(parameter width=16)
239
       (input logic [2*width-1:0]
       input logic [2*width-1:0]
241
       output logic [2*width-1:0] out);
242
243
      logic signed [width-1:0]
                                    a re, a im, b re, b im, out re, out im;
244
      assign a_re = a[31:16]; assign a_im = a[15:0];
245
      assign b_re = b[31:16]; assign b_im = b[15:0];
246
247
      logic signed [width-1:0]
                                    a_re_be_re, a_im_b_im, a_re_b_im, a_im_b_re;
248
      mult #(width) m1 (a_re, b_re, a_re_be_re);
      mult #(width) m2 (a_im, b_im, a_im_b_im);
250
      mult #(width) m3 (a_re, b_im, a_re_b_im);
      mult #(width) m4 (a_im, b_re, a_im_b_re);
252
      assign out_re = (a_re_be_re) - (a_im_b_im);
254
      assign out_im = (a_re_b_im) + (a_im_b_re);
      assign out = {out_re, out_im};
256
   endmodule // complex_mult
258
259
   module fft_butterfly
     # (parameter width=16)
260
       (input logic [2*width-1:0] twiddle,
261
       input logic [2*width-1:0]
262
       input logic [2*width-1:0]
263
       output logic [2*width-1:0] aout,
       output logic [2*width-1:0] bout);
265
      logic signed [width-1:0]
                                    a_re, a_im, aout_re, aout_im, bout_re, bout_im;
267
      logic signed [width-1:0]
                                    b_re_mult, b_im_mult;
      logic [2*width-1:0]
                                     b_mult;
269
271
      // expand to re and im components
272
      assign a re = a[2*width-1:width];
273
      assign a_im = a[width-1:0];
275
      // perform computation
      complex_mult #(width) twiddle_mult(b, twiddle, b_mult);
277
      assign b re mult = b mult[31:16];
278
      assign b_im_mult = b_mult[15:0];
279
280
      assign aout_re = a_re + b_re_mult;
281
      assign aout_im = a_im + b_im_mult;
282
```

```
assign bout_re = a_re - b_re_mult;
284
       assign bout im = a im - b im mult;
285
286
       // pack re and im outputs
287
       assign aout = {aout_re, aout_im};
       assign bout = {bout_re, bout_im};
289
   endmodule // fft_butterfly
291
293
   // adapted from HDL example 5.7 in Harris TB
   module twoport_RAM
295
      #(parameter width=16, N 2=5)
       (input logic
                                       clk,
297
        input logic
                                      we,
        input logic [N_2-1:0]
                                      adra,
299
        input logic [N_2-1:0]
                                      adrb,
300
        input logic [2*width-1:0]
                                      wda,
301
        input logic [2*width-1:0]
302
        output logic [2*width-1:0] rda,
303
        output logic [2*width-1:0] rdb);
304
305
                                      mem [2**N_2-1:0];
       reg [2*width-1:0]
306
       always @ (posedge clk)
308
         if (we)
           begin
310
               mem[adra] <= wda;</pre>
311
              mem[adrb] <= wdb;</pre>
312
           end
314
       assign rda = mem[adra];
315
       assign rdb = mem[adrb];
316
317
   endmodule // twoport_RAM
318
319
   module complex_mag
320
      # (parameter width=16)
321
       (input logic [2*width-1:0]
322
        output logic [2*width-1:0] out);
323
324
       logic [2*width-1:0]
                                      b;
325
                                      b_re, b_im;
       logic signed [width-1:0]
327
       assign b_re = a[31:16];
       assign b_im = -a[15:0];
329
       assign b = {b_re, b_im};
331
       complex_mult mag_mult(a, b, out);
333
   endmodule // magnitude
```

C. spi.sv

```
typedef enum logic [3:0] {SPI_IDLE, SPI_LOAD, SPI_WAIT, SPI_SHIFT, SPI_ERROR}

→ spi_state;

  module spi_slave(input logic
                                          clk,
                     input logic
                                          reset,
                     input logic
                                          uscki, // non-synchronus miso
                     input logic
                                          umosi, // non-synchronus mosi
                     input logic
                                          uce, // non-synchronus chip-enable
                     input logic [31:0] data, // 32-bit. based on adr.
                     output logic [4:0] adr, // to address data ram
                     output logic
                                          miso);
      // cpol = 0 (idle low)
11
      // cpha = 1 (shift on leading edge (posedge), sample on lagging edge (negedge)
      logic
                                  scki, mosi, ce;
13
      sync scki_sync(clk, uscki, scki);
14
      sync mosi_sync(clk, umosi, mosi);
15
      sync ce sync(clk, uce, ce);
16
17
      logic
                                   posedge_scki;
18
      pos_edge pos_edge_scki(clk, scki, posedge_scki);
19
20
      logic [31:0]
                                   data_out;
21
      logic [4:0]
                                   bit_idx;
22
      spi_state state, nextstate;
24
      assign miso = data_out[31]; // MSB. shifted out
25
26
      // SPI state register
      always_ff @(posedge clk) begin
28
         if (reset) state <= SPI IDLE;</pre>
         else state <= nextstate;</pre>
30
31
      end
32
      // SPI state transition logic
33
      always_comb begin
34
         case (state)
35
           SPI_IDLE : if (ce) nextstate <= SPI_LOAD;</pre>
36
           else    nextstate <= SPI_IDLE;</pre>
37
           SPI_LOAD : nextstate <= SPI_WAIT;</pre>
           SPI_WAIT : if (posedge_scki) begin
39
               if (bit_idx != 31) nextstate <= SPI_SHIFT;</pre>
               else nextstate <= SPI_LOAD;</pre>
41
           end
           else if (~ce) nextstate <= SPI_IDLE;</pre>
43
                 nextstate <= SPI_WAIT;</pre>
44
           SPI_SHIFT : nextstate <= SPI_WAIT;</pre>
45
           default : nextstate <= SPI ERROR;</pre>
         endcase // case (state)
47
         end
49
      // adr logic
50
      always_ff @(posedge clk) begin
51
52
         if (state == SPI_IDLE)
           adr <= 0;
53
         else if (state == SPI_LOAD)
54
           adr <= adr + 1'b1;
```

```
end
57
       // bit_idx logic
58
       always_ff @(posedge clk) begin
59
          if (state == SPI_IDLE || state == SPI_LOAD)
60
            bit_idx <= 0;
61
          else if (state == SPI_SHIFT)
            bit_idx <= bit_idx + 1'b1;
63
64
       end
65
       // data_out logic
66
       always_ff @(posedge clk) begin
67
          if (state == SPI_LOAD)
            data_out <= data;</pre>
69
          else if (state == SPI_SHIFT)
            data_out <= {data_out[30:0], 1'b0};</pre>
71
       end
72
73
   endmodule // spi_slave
74
75
   // positive edge detection in synchronus logic
76
   module pos_edge(input logic clk,
77
                     input logic in,
78
                     output logic out);
79
80
       logic
                                    last;
       always_ff @(posedge clk) begin
82
          last <= in;</pre>
83
84
       assign out = (last == 0 && in == 1);
   endmodule // pos_edge
88
   // negative edge detection in synchronus logic
   // (unused)
90
   module neg_edge(input logic clk,
91
                     input logic in,
92
93
                      output logic out);
94
       logic
                                    last;
95
       always_ff @(posedge clk) begin
          last <= in;</pre>
97
       assign out = (last == 1 && in == 0);
99
100
   endmodule // pos_edge
101
102
   // synchronizer chain
103
   module sync(input logic clk,
                 input logic in,
105
                 output logic out);
106
107
       logic
                                m1;
108
       always_ff @(posedge clk) begin
109
110
          m1 \ll in;
          out <= m1;
111
       end
112
113
```

endmodule // sync

D. beat_track.sv

```
typedef enum logic [1:0] {BEAT_LOAD, BEAT_EVAL, BEAT_RESET, BEAT_ERROR}
   → beat_load_state;
  module beat_track
    #(parameter wait_samples=30)
     (input logic clk,
      input logic
                       reset,
5
      input logic [5:0] sample_ctr,
      input logic [31:0] data,
      input logic
                       fft_write,
      input logic
                       fft_done,
      input logic [7:0] thresh,
10
      output logic beat out,
11
      output logic [7:0] debug);
13
     //////// load control
14
     beat_load_state
                                state, nextstate;
15
     always ff @(posedge clk) begin
16
        if (reset) state <= BEAT_RESET;</pre>
17
        18
     end
19
20
     always_comb
21
      case (state)
22
         BEAT_LOAD :
          if (~fft_write) nextstate = BEAT_EVAL;
24
25
           else
                          nextstate = BEAT_LOAD;
         BEAT EVAL :
                          nextstate = BEAT_RESET;
26
         BEAT_RESET :
          if (fft write) nextstate = BEAT LOAD;
28
           else
                          nextstate = BEAT RESET;
                          nextstate = BEAT_ERROR;
         BEAT ERROR :
30
31
         default :
                          nextstate = BEAT_ERROR;
       endcase // case (state)
32
     /////// end load control
33
     //////// accumulator
35
     logic [31:0]
                               data_mag;
36
     logic signed [31:0]
                               accum, accum_stable;
37
     logic signed [15:0]
                               mag_real;
38
39
     assign debug = accum_stable[7:0];
40
41
     assign mag_real = data_mag[31:16];
     complex_mag magnitude(data, data_mag);
43
44
     // todo: potential error if we were to try to accumulate
45
             the first fft output sample (since we need
     //
     //
             the state to be out of BEAT RESET to accum.)
47
     always_ff @(posedge clk) begin
        if (reset || (state == BEAT_RESET))
49
          begin
50
             accum <= 0;
51
52
             // accum_stable <= 0; // debug, easier not to reset
          end
53
        // choose bins 10..16 (see sim .ipynb)
54
        else if ((sample_ctr >= 10) && (sample_ctr <= 16) && fft_write)
```

```
begin
57
              accum <= accum + mag real;</pre>
           end
58
         if (state == BEAT_EVAL)
59
           accum_stable <= accum;</pre>
60
61
      /////// end accumulator
63
      //////// beat filter
      logic [31:0]
                                   wait_ctr;
65
      logic
                                   over;
67
      // debouncing & thresholding logic
      always_ff @(posedge clk) begin
69
         if (reset) begin
            wait_ctr <= wait_samples + 1'b1;</pre>
71
            over <= 0;
72
         end
73
         else if (state == BEAT EVAL) begin
74
            if (accum > thresh) begin // threshold met
75
                wait_ctr <= 0;</pre>
76
               over <= 1;
77
                                       // threshold not met
            end else begin
78
               if (wait_ctr > wait_samples) begin
79
                   over <= 0;
80
                  wait_ctr <= wait_ctr;</pre>
                end else begin
82
                   wait_ctr <= wait_ctr + 1'b1;</pre>
83
                   over <= over;
84
                end
            end
86
         end // if (state == BEAT_EVAL)
      end // always_ff @ (posedge clk)
88
      always_ff @(posedge clk) begin
90
         if (state == BEAT EVAL) begin
91
            if ((accum > thresh) && ~over && (wait_ctr > wait_samples))
92
93
              beat_out <= 1;</pre>
            else
94
              beat_out <= 0;</pre>
95
         end
      end
97
      /////// end beat filter
99
   endmodule // beat track
101
```

E. testbenches.sv

```
module i2s_testbench();
      logic clk, reset, din, bck, lrck, scki;
      logic [24:0] left, right; // 23 + 1 msb pad
      logic [8:0] i;
      initial
        forever begin
           clk = 1'b0; #5;
           clk = 1'b1; #5;
        end
10
11
      initial begin
12
         reset = 1'b1;
         i = 0;
14
      end
15
16
      i2s dut(clk, reset, din, bck, lrck, scki, left, right);
17
18
19
      always @(posedge clk) begin
         if (i == 10)
20
           reset = 0;
21
         i = i + 1;
22
      end
23
   endmodule // i2s_testbench
25
   // requires manually checking! compare to values in file.
   // need to copy the rom/ dir into the simulation/modelsim/ dir
  module hannrom_testbench #(parameter width=16, N_2=5)();
29
      logic clk;
      logic [N_2-1:0] idx;
31
32
      logic [width-1:0] out;
33
      // clk. if ns scale, then we're running @ 11.9 MHz
34
      initial
35
        forever begin
36
           clk = 1'b0; #5;
37
           clk = 1'b1; #5;
38
        end
39
40
      initial begin
41
         idx = 0;
42.
      end
44
      always @(posedge clk) begin
45
         idx = idx + 1'b1;
46
47
      end
48
      hann_lut dut(clk, idx, out);
   endmodule // twiddlerom testbench
51
52
  // tested
53
  module bgu_testbench #(parameter width=16)();
      logic clk;
55
      logic [2*width-1:0] twiddle;
```

```
logic [2*width-1:0] a;
      logic [2*width-1:0] b;
58
      logic [2*width-1:0] aout;
59
      logic [2*width-1:0] bout;
60
61
      initial
62
         forever begin
            clk = 1'b0; #5;
64
            clk = 1'b1; #5;
65
        end
66
67
      initial begin
68
          twiddle = 0;
          a = 0;
70
          b = 0;
71
          aout = 0;
72
          bout = 0; #10;
73
          assert (aout===0 && bout===0) else $error("case 1 failed.");
74
75
          twiddle = {16'h7FFF, 16'b0}; #10; assert(aout===0 && bout===0) else $error("case
          \hookrightarrow 2 failed.");
          b = {16'h7FFF, 16'b0}; #10; assert(aout==={16'h7FFE,16'b0} && bout==={16'h8002,
          → 16'b0}) else $error("case 3 failed.");
          // real test case:
79
          // real b*w out: 0xEE59 (-4520). im b*w out: 0x58C2 (22722).
          // aout: 141 + j27382. bout: 9179 - j18062.
81
          twiddle = \{16'h471C, 16'h6A6C\}; a=\{16'h1234, 16'h1234\}; b=\{16'h3FFF, 16'h3FFF\};

    #10;

          assert (aout === {16'h008C, 16'h6AF6} && bout === {16'h23DC, 16'hB972}) else

    $error("case 4 failed!");
          $display("BGU tests complete.");
85
      end
87
      fft butterfly dut(twiddle, a, b, aout, bout);
88
   endmodule // twiddlerom_testbench
91
   // verify that RAM works, and is fully two-port.
92
   // tested.
   module ram_testbench #(parameter width=16, N_2=5)();
      logic clk;
      initial
96
         forever begin
            clk = 1'b0; #5;
98
            clk = 1'b1; #5;
        end
100
      logic
                            we;
102
      logic [N_2-1:0]
                            adra;
103
                            adrb;
      logic [N_2-1:0]
104
      logic [2*width-1:0] wda;
105
      logic [2*width-1:0] wdb;
107
      logic [2*width-1:0] rda;
      logic [2*width-1:0] rdb;
108
109
      twoport_RAM #(width, N_2) dut(clk, we, adra, adrb, wda, wdb, rda, rdb);
110
```

```
111
      initial begin
112
          we = 0; adra = 0; adrb = 0; wda = 0; wdb = 0; rda = 0; rdb = 0; \#10
113
            adra = 10; adrb = 12; wda = 10; wdb = 12; we = 1; #10;
114
          we = 0; #20; adra = 12; adrb = 10; #10; assert (rda === 12 && rdb === 10) else
115
          ⇒ $error("ram test failed.");
       end
117
   endmodule // ram_testbench
118
119
120
   // outdated (reset signal). previously tested working.
121
   module agu_testbench #(parameter width=16, N_2=5)();
122
123
      // inputs
      logic clk;
125
      initial
126
        forever begin
127
            clk = 1'b0; #5;
128
            clk = 1'b1; #5;
129
         end
130
       logic start;
131
132
       // outputs
133
       logic done;
134
       logic rdsel;
       logic we0;
136
       logic [N_2-1:0] adr0a;
137
       logic [N_2-1:0] adr0b;
138
       logic
                        we1;
      logic [N_2-1:0] adr1a;
140
       logic [N_2-1:0] adr1b;
141
      logic [N_2-2:0] twiddleadr;
142
143
       fft_agu #(width, N_2) agu(clk, start, done, rdsel, we0, adr0a, adr0b, we1, adr1a,
144

→ adr1b, twiddleadr);
145
       initial begin
146
          // init inputs and outputs to zero/default
147
          start = 0; done = 0; rdsel = 0; we0 = 0; adr0a = 0; adr0b = 0; we1 = 0; adr1a = 0
148
          \rightarrow 0; adr1b = 0; twiddleadr = 0; #10;
149
          // init inputs to starting values.
          start = 1; #10;
151
      end
152
153
   endmodule // agu_testbench
155
   // fft module test.
   // loads input from
                                  rom/slade_test_in.memh,
157
   // compares output to
                                  rom/slade_test_out.memh,
   // writes computed output to rom/fft_test_out.memh.
   // (see "/sim/verify sim fft.ipynb" to process output)
   //
161
   // Note that the slade output values are incorrect, so we should
162
   // verify in the jupyter notebook, not with slade_test_out.memh
   module slade_fft_testbench();
164
      logic clk;
165
```

```
logic start, load, done, reset;
       logic signed [15:0] rd, expected_re, expected_im, wd_re, wd_im;
167
       logic [31:0]
                             wd;
168
       logic [31:0]
                             idx, out_idx, expected;
169
170
       logic [15:0]
                             input_data [0:31];
171
       logic [31:0]
                             expected_out [0:31];
173
       //
174
       → https://stackoverflow.com/questions/25607124/test-bench-for-writing-verilog-output-to-a
                             f; // file pointer?
       integer
175
176
       fft #(16, 5, 0) dut(clk, reset, start, load, rd, wd, done); // no hann
178
       // clk
       always
180
         begin
181
            clk = 1; #5; clk = 0; #5;
182
         end
183
184
       // start of test
185
       initial
186
         begin
187
            $readmemh("rom/slade_test_in.memh", input_data);
            $readmemh("rom/slade_test_out.memh", expected_out);
189
            f = $fopen("rom/fft_test_out.memh", "w"); // write computed vals
            idx=0; reset=1; #40; reset=0;
191
         end
193
       always @(posedge clk)
         if (~reset) idx <= idx + 1;</pre>
195
         else idx <= idx;</pre>
196
197
       always @(posedge clk)
198
         if (load) out_idx <= 0;</pre>
199
         else if (done) out idx <= out idx + 1;</pre>
200
201
       // load/start logic
202
       assign load = idx < 32;</pre>
203
       assign start = idx === 32;
204
       assign rd = load ? input_data[idx[4:0]] : 0;
205
       assign expected = expected_out[out_idx[4:0]];
206
       assign expected_re = expected[31:16];
       assign expected_im = expected[15:0];
208
       assign wd_re = wd[31:16];
209
       assign wd_im = wd[15:0];
210
       always @(posedge clk)
212
         if (done) begin
            if (out_idx <= 31) begin</pre>
214
                $fwrite(f, "%h\n", wd);
215
                if (wd !== expected) begin
216
                   $display("Error @ out idx %d: expected %b (got %b)
                                                                               expected: %d+j%d,
217
                    → got %d+j%d", out_idx, expected, wd, expected_re, expected_im, wd_re,

    wd_im);

                end
218
            end else begin
219
                $display("Slade FFT test complete.");
220
```

276

```
$fclose(f);
221
             end
222
         end
223
   endmodule // fft_testbench
224
225
   module toplevel_testbench();
226
       logic clk, nreset, din, uscki, umosi, miso, bck, lrck, scki, fmt, uce, beat_out;
227
       logic [7:0] LEDs;
228
       logic [1:0] md;
230
       logic [63:0] idx;
231
       logic [31:0] sample_idx, bck_idx;
232
       logic [24:0] input_sample;
233
       logic [23:0] input_data [0:9720234];
234
       // clk
236
       always
237
         begin
238
             clk = 1; #5; clk = 0; #5;
239
         end
240
241
       always_ff @(posedge clk)
242
         if (~nreset) idx <= idx + 1;</pre>
243
         else idx <= idx;</pre>
244
245
       initial begin
          $readmemh("rom/toplevel_test_in.memh", input_data);
247
          sample_idx = 0;
          nreset = 0; #100; nreset = 1;
249
       end
251
       // feed in samples!
       always @(negedge lrck) begin
253
254
          input_sample <= {1'b0, input_data[sample_idx]};</pre>
          sample_idx <= sample_idx + 1;</pre>
255
256
       always @(negedge bck) begin
257
          input_sample <= {input_sample[23:0], 1'b0}; // 25 bits wide to account for first
258
           → non-sampling bck.
       end
259
       assign din = lrck ? 0 : input_sample[24];
260
261
       final_fpga dut(clk, nreset, din, uscki, umosi, uce, bck, lrck, scki, fmt, md, miso,

    LEDs, beat_out);
263
       // spi stuff
264
       always begin
          uscki = 1; #30; uscki = 0; #30;
266
267
       end
268
       initial begin
269
          umosi = 0;
270
          uce=0;
271
          #200000;
272
273
          uce=1;
       end
274
275
```

```
endmodule // toplevel_testbench
277
278
   module spi_testbench();
279
      logic clk, reset;
280
      logic uscki, umosi, miso, uce;
281
      logic [31:0] data;
282
      logic [4:0] adr;
       logic [31:0] sreg_in;
284
       assign data = {27'b0, adr}; // simple
286
      // clk
288
       always
         begin
290
            clk = 1; #5; clk=0; #5;
         end
292
293
       always begin
294
         uscki = 1; #30; uscki = 0; sreg_in = {sreg_in[30:0], miso}; #30;
295
      end
296
297
       initial begin
298
          umosi = 0; uce = 0; reset=1; #100; reset=0; #100; uce=1;
299
       end
301
       spi_slave dut(clk, reset, uscki, umosi, uce, data, adr, miso);
303
   endmodule // spi_testbench
```

```
F. twiddle.py
        # Alec Vercruysse
        # 2021-11-16
         # generate N-point g-bit two's complement integer twiddle bits
        import numpy as np
         # required since we need signed represntation
         # https://stackoverflow.com/questions/699866/python-int-to-binary-string
        def int2bin(integer, digits):
11
                    if integer >= 0:
12
                                  return bin(integer)[2:].zfill(digits)
13
                    else:
14
                                  return bin(2**digits + integer)[2:]
15
16
        i2b = np.vectorize(int2bin)
18
       N = 32
20
        q = 16
n = np.arange(N/2)
       \#wi = np.exp(1j * np.pi*2/N)
        #w = np.power(wi, n)
       \#w\_re = np.real(w)
27
w_re = np.cos(2*np.pi*n/N)
       w_re = (w_re * (2**(q-1) - 1)).astype('int')
29
w_re = i2b(w_re, q)
w_i = m_i 
       w_{im} = -np.sin(2*np.pi*n/N)
33
       w_{im} = (w_{im} * (2**(q-1) - 1)).astype('int')
       w_{im} = i2b(w_{im}, q)
35
        with open("twiddle.vectors", 'w') as f:
37
                     for i in range(len(w_re)):
                                  f.write(w_re[i] + "" + w_im[i] + "\n")
39
        with open("../simulation/modelsim/rom/twiddle.vectors", 'w') as f:
41
                     for i in range(len(w_re)):
42
                                  f.write(w_re[i] + "" + w_im[i] + "\n")
43
```

G. fft.cpp

Used to verify the FPGA FFT operation.

```
//32 point FFT implementation in C++ based on Slade paper
   #include <stdio.h>
   int main(){
        typedef int16_t newType;
        // Initial real data
        newType Data_r[32] = {
10
            0x3FF,
11
             0x3FF,
             0xfc01,
13
             0xfc01,
14
15
             0x3FF,
16
             0x3FF,
17
             0xfc01,
18
             0xfc01,
19
20
             0x3FF,
21
             0x3FF,
22
             0xfc01,
             0xfc01,
24
25
             0x3FF,
26
             0x3FF,
             0xfc01,
28
             0xfc01,
29
30
             0x3FF,
31
             0x3FF,
32
             0xfc01,
33
             0xfc01,
34
35
             0x3FF,
36
             0x3FF,
37
             0xfc01,
             0xfc01,
39
40
             0x3FF,
41
             0x3FF,
             0xfc01,
43
             0xfc01,
44
45
             0x3FF,
             0x3FF,
47
             0xfc01,
48
             0xfc01
49
        };
50
51
        // Initial imaginary data
52
        newType Data_i[32] = {
53
             0x0,
54
             0x0,
55
```

```
0 \times 0,
56
                 0 \times 0,
57
                 0 \times 0,
58
                 0x0,
59
                 0x0,
60
                 0x0,
61
                 0 \times 0,
                 0 \times 0,
63
                 0x0,
64
                 0 \times 0,
65
                 0x0,
66
                 0 \times 0,
67
                 0 \times 0,
                 0 \times 0,
69
                 0x0,
                 0x0,
71
                 0 \times 0,
72
                 0 \times 0,
73
                 0 \times 0,
74
                 0 \times 0,
75
                 0x0,
76
                 0x0,
77
                 0x0,
78
                 0 \times 0,
79
                 0 \times 0,
80
                 0x0,
                 0x0,
82
                 0x0,
83
                 0 \times 0,
84
                 0x0
           } ;
86
87
           // twiddle factors real
88
           newType Tw_r[16] = {
89
                 0x7fff,
90
                 0x7d89,
91
                 0x7641,
92
                 0x6a6d,
93
                 0x5a82,
94
                 0x471c,
95
                 0x30fb,
                 0x18f9,
97
                 0x0,
                 0xe707,
99
                 0xcf05,
100
                 0xb8e4,
101
                 0xa57e,
                 0x9593,
103
                 0x89bf,
                 0x8277
105
106
           } ;
107
           // twiddle factors imaginary
108
           newType Tw_i[16] = {
109
                 0,
110
                 0x1859,
111
                 0x30fb,
112
                 0x471c,
113
```

```
0x5a82,
114
                                                   0x6a6d,
115
                                                   0x7641.
116
                                                   0x7d89,
117
                                                   0x7fff,
118
                                                   0x7d89,
119
                                                   0x7641,
                                                   0x6a6d,
121
                                                   0x5a82,
122
                                                   0x471c,
123
                                                   0x30fb,
124
                                                   0x1859
125
                                 };
126
127
                                for (newType i = 0; i < 5; i++) { // 5 levels for 2^5 = 32 point FFT
128
                                                   for (newType j = 0; j < 16; j++) { // operating on 16 bit ints
129
                                                                     newType ja=j<<1;</pre>
130
                                                                     newType jb=ja+1;
131
                                                                     ja = ((ja << i) | (ja >> (5-i))) \& 0x1f; // Address A; 5 bit circular left
132

→ shift

                                                                     jb = ((jb << i) \mid (jb >> (5-i))) \& 0x1f; // Address B; implemented using
133
                                                                       \hookrightarrow C statements
                                                                     newType TwAddr = ((0xffffffff0 >> i) & 0xf) & j; // Twiddle addresses
134
                                                                     newType temp_r = ((Data_r[jb] * Tw_r[TwAddr]) / 32768) - ((Data_i[jb] * Tw_r[TwAddr]) / ((Da
136
                                                                      \rightarrow Tw_i[TwAddr]) /32768);
                                                                     newType temp_i = ((Data_r[jb] * Tw_i[TwAddr]) / 32768) + ((Data_i[jb] * Tw_i[TwAddr]) / ((Data_i[twAddr]) / ((Dat
137
                                                                       \rightarrow Tw_r[TwAddr]) / 32768);
                                                                     if(ja == 0 || jb == 0){
138
                                                                                      printf("2nd val, ja: %d, jb: %d, realA: %x, realB %x, tempR: %x,

    tempI: %x, TwR: %x, TwI: %x, TwAddr: %d, \n", ja, jb, Data_r[ja],

                                                                                          → Data_r[jb],temp_r, temp_i, Tw_r[TwAddr], Tw_i[TwAddr], TwAddr);
                                                                     }
140
141
                                                                     //Sets data for level
142
                                                                     Data r[jb] = Data r[ja] - temp r;
143
                                                                     Data_i[jb] = Data_i[ja] - temp_i;
144
                                                                     Data_r[ja] += temp_r;
145
                                                                     Data_i[ja] += temp_i;
147
                                                   for (newType k = 0; k < 32; k++) {
                                                                     printf("%d %x %x \n", k, Data_r[k], Data_i[k]);
149
                                                   }
151
152
153
```

APPENDIX C STM32F401RE C CODE

Requires standard E155 libraries provided by Prof. Brake.

A. Servo.c

```
#include <stdio.h>
  #include "STM32F401RE.h"
  // Constants
  4 // GPIOA
  #define SERVO PIN
  #define BEAT PIN
                    0 // GPIOA
#define GREEN_PIN 10 // GPIOB
  #define RED_PIN
                     1 // GPIOA
11
  #define USART ID USART2 ID
13
14
  #define MIN_MICROS 770
15
  #define MAX_MICROS 2270
  #define CYCLE_MICROS 20000
17
  // Used for testing
19
  const float usPerDeg = (MAX_MICROS - MIN_MICROS) /180;
  // takes in an angle from 0-180, spits out microseconds to write to servo
21
  long angleToMicros(float angle) {
22
   return (long) (angle * usPerDeg) + MIN_MICROS;
23
  }
25
  // Servo Pattern points
  // Red laser pattern locations
29 #define RPP0 770
  #define RPP1 917
31 #define RPP2 1022
32 #define RPP3 1136
33 #define RPP4 1242
  #define RPP5 1370
35 #define RPP6 1465
36 #define RPP7 1599
37 #define RPP8 1724
  #define RPP9 1852
39 #define RPPA 1960
40 #define RPPB 2084
41 #define RPPC 2204
  #define RPPD 2269
44 // Green laser pattern locations
  #define GPP0 770
46 #define GPP1 870
47 #define GPP2 966
48 #define GPP3 1091
  #define GPP4 1208
50 #define GPP5 1328
51 #define GPP6 1442
52 #define GPP7 1532
```

```
#define GPP8 1664
   #define GPP9 1792
  #define GPPA 1862
  #define GPPB 1978
  #define GPPC 2134
   #define GPPD 2269
   //Pattern set 1
  // start, end, red, green
  // int pats[6][4] = {
64 //
                               {GPP0, GPP1, 1, 1},
  //
                               {RPP0, RPP1, 0, 1},
                               {GPP2, GPP3, 1, 1},
  //
                               {RPP3, RPP4, 1, 0},
67 //
                               {RPP5, RPP6, 1, 0},
68 //
                               {RPP7, RPP8, 1, 0} //1328, 1442
   //
  //
                               };
   // Pattern set 2
72
73
   int pats[6][4] = {
                      {GPPC, GPPD, 1, 1},
75
                      {GPPA, GPPB, 1, 1},
76
                      {GPP8, GPP9, 0, 1},
77
                      {RPP6, RPP7, 1, 0},
                      {RPP4, RPP5, 1, 0},
79
                      {RPP2, RPP3, 1, 0}
                      };
81
   // used for printing
83
   char text[50];
85
   int main(void) {
     // Configure flash latency and set clock to run at 84 MHz
87
     configureFlash();
88
89
     /* Configure APB prescalers
         1. Set APB2 (high-speed bus) prescaler to no division
91
          2. Set APB1 (low-speed bus) to divide by 2.
92
     */
93
     RCC->CFGR.PPRE2 = 0b000;
94
     RCC->CFGR.PPRE1 = 0b100;
96
     configureClock();
     // Enable GPIOA clock
     RCC->APB2ENR \mid = (1 << 16); //Enable TIM10
100
     RCC->APB2ENR \mid = (1 << 17); //Enable TIM10
     RCC->APB2ENR \mid = (1 << 18); //Enable TIM11
102
     RCC->AHB1ENR.GPIOAEN = 1; // Enable GPIOA Clock
103
     RCC->AHB1ENR.GPIOBEN = 1; // Enable GPIOA Clock
104
105
     // Servo Pin
106
     pinMode (GPIOA, SERVO_PIN, GPIO_OUTPUT);
107
     // Beat Pin from FPGA
108
     pinMode (GPIOA, BEAT_PIN, GPIO_INPUT);
109
     // Red Laser Transistor -> Relay
110
```

```
pinMode(GPIOA, RED_PIN, GPIO_OUTPUT);
111
112
     // Green Laser Transistor -> Relay
     pinMode (GPIOB, GREEN_PIN, GPIO_OUTPUT);
113
114
115
     USART_TypeDef* USART = initUSART(USART_ID);
116
117
     // Print millis timer
118
     // PSC + 1 = 42000
     // 84MHz with a 42000 prescaler gives 0.5 ms resolution
120
     // Can count t0 32 seconds maximum
     TIM9 -> PSC = 41999;
122
     TIM9->CR1 \mid = (1 << 0); // Enable the counter
123
     TIM9->EGR \mid = (1 << 0); // Generate an update event
124
     // Servo Micros Timer:
126
     // Goal, Count to 20,000, microsecond resolution
     // PSC + 1 = 84
128
     // 84MHz with a 84 prescaler gives microsecond resolution
129
     // Can count to 2^16 > 20,000
130
     TIM10->PSC = 83;
131
     TIM10->CR1 \mid = (1 << 0); // Enable the counter
132
     TIM10->EGR \mid = (1 << 0); // Generate an update event
133
     // Beat Pin Millis Length Timer:
135
     // PSC + 1 = 42000
     // 84MHz with a 42000 prescaler gives 0.5 ms resolution
137
     // Can count t0 32 seconds maximum
     TIM11->PSC = 41999;
139
     TIM11->CR1 \mid = (1 << 0); // Enable the counter
     TIM11->EGR |= (1 << 0); // Generate an update event
141
143
     TIM9->CNT = 0; // Print
144
     TIM10->CNT = 0; // Servo Micros
145
     TIM11->CNT = 0; // BPM
146
147
     uint8_t prevBeatRead = 0; // boolean variable that tracks previous read value
148
149
     int beatIntervalMs = 10000;
150
151
     int patInd = 0;
152
     uint8_t patState = 0;
154
     digitalWrite(GPIOB, GREEN PIN, 1);
156
     digitalWrite(GPIOA, RED_PIN, 1);
158
     while(1){
160
        // Pattern selection
161
162
        if(beatIntervalMs < 250){ //< 0.25sec, bpm > 240
163
          patInd = 0;
        } else if (beatIntervalMs < 500) { //< 0.5 sec, bpm > 120
165
          patInd = 2;
        } else if(beatIntervalMs < 1000) { //< 1sec, bpm > 60
167
          patInd = 3;
```

```
} else if (beatIntervalMs < 2000) { // < 2sec, 60 > bpm > 30
169
         patInd = 4;
170
        } else if (beatIntervalMs >= 2000) { // > 2sec, 30 > bpm
171
         patInd = 5;
172
        }
173
174
       // Writes Servo PWM signal out
       long curMicros = TIM10->CNT;
176
       long microsDes = pats[patInd][patState];
       if(curMicros < microsDes) {</pre>
178
         digitalWrite(GPIOA, SERVO_PIN, 1);
        } else if(curMicros < CYCLE_MICROS) {</pre>
180
         digitalWrite(GPIOA, SERVO_PIN, 0);
        } else {
182
         TIM10->CNT = 0;
        }
184
185
       uint8_t curBeatRead = digitalRead(GPIOA, BEAT_PIN);
186
187
       if (curBeatRead == 1 && prevBeatRead == 0) { // only on the rising edge
         beatIntervalMs = (TIM11->CNT)/2;
189
         digitalWrite(GPIOA, RED_PIN, pats[patInd][2]);
191
         digitalWrite(GPIOB, GREEN_PIN, pats[patInd][3]);
193
         // sprintf(text, "\n interval: %d | ind: %d | red: %d | green: %d\n",
          → beatIntervalMs, patInd, pats[patInd][2], pats[patInd][3]);
          // for (size_t j = 0; text[j]; j++) {
                 sendChar(USART, text[j]);
196
          // }
         TIM11->CNT = 0;
198
       prevBeatRead = curBeatRead;
200
201
       if(TIM9->CNT > 200) {
202
            // sprintf(text, "\n%d %d %d\n", beatIntervalMs, patInd, patState);
203
            // for (size_t j = 0; text[j]; j++) {
                   sendChar(USART, text[j]);
205
            // }
            TIM9->CNT = 0;
207
209
210
```

REFERENCES

[1] G. Slade, "The fast fourier transform in hardware: A tutorial based on an FPGA implementation," 03 2013.