


AND Gate with Transistor

And Gate with Transistor		
Input A	Input B	Output
0	0	0
0	1	0
1	0	0
1	1	1



5 V