


The geometries for these transistors are the same that the one that is used for the input node in the neuron architecture.

Vw_{i,j} node contains the synaptic weight value between each neuron of the presynaptic layer (i) and each neuron in the postsynaptic layer (j)



Here, the schematic for a fully connected 4 presynaptic neurons and 2 postsynaptic neurons is presented.

Notice that the column-row distribution allows take control into which signal goes to which synapse

The nodes A and B are used to provide the bias voltages for transistors inside of the STDP synapse

ifwd1,2 node collects all the current that each synapse shall provide for each postsynaptic neuron, given its current synaptic weight value and the spikes of the previous layer

This is where layout and librelane can be helpful, what about using more neurons=more synapses!