

SSCS Chipathon 2025

Spiking Blocks with gLayout

Team-Capibara-Analog

Leader: Jorge Alejandro Juarez Lora <alejandrojuarezlora@fossi-chat> (phD computer Science IPN-Mex)

Raul Perez <RalPerez@fossi-chat> (M. Sc Computer Science, IPN-Mex)

Abraham Alejandro Salazar-Hernandez (M. Sc Computer Science, IPN-Mex)

Spiking Blocks with gLayout

Main Goal

**Migrate some of the components at the GLayout Components Plan
from SKY130 to GF180 to assemble them as our neuron**

Which components:

Class B push-pull

Common source amplifier


Current Mirror

Transmission Gate

Problem Statement

Design - High Level Proposal

- The layout of a single analog neuron can be done using current tools (xschem + magic + netgen)
- But each neuron geometry must be slightly different in order to properly encode an input signal into spikes
- No human power can draw a thousand different layouts for each neuron nor compose a layer
- **Use gLayout to craft our layout**




b)
The layout of one neuron, without its capacitor C1


The spiking neuron prototype

Application



- A 10 transistor + 1 Capacitor Neuron
- Each time a spike is produced, C1 is discharged through M5, and a spike is composed by M6-M9
- The neuron is composed
- If no current enters into I_{ext} , C1 discharges at a rate imposed by M2's geometry




Input Current

*a)*

Voltage of Internal nodes

*b)**c)*


Output spikes

*d)*

Tuning Curve

The spiking neuron response Application

- The input current versus output spike frequency graph is called tuning curve
- Varying M2 and C1 geometries yield to different tuning curves
- For a layer in a spiking neural network, it is desired to distribute the riobase of each neuron in a normal distribution



Assemble of a spiking neuron layer

Application

- Once having neurons, it is desired to assembly them into a layer
- But, what about if we need hundreds-thousand of neurons in a layer?
- Each one with a different tuning curve




Figure 4.7: a) Testbench for a LIF four neurons, reacting to an input voltage signal. Each neuron has different leakage current $I_{leak} = [10nA, 20nA, 30nA, 40nA]$ b) Input sinusoidal signal at 1000Hz, between 0-1.8V. c) Resulting excitation current for each neuron, using a VCCS for each neuron two positive, two negative to provide negative and positive encoding. d) Spiking activity for all four neurons. Notice how some neurons turn on certain ranges of the input signal, while the rest for other regions.

References

- Juarez-Lora, A., Ponce-Ponce, V. H., Sossa-Azuela, H., Espinosa-Sosa, O., & Rubio-Espino, E. (2024). Building an Analog Circuit Synapse for Deep Learning Neuromorphic Processing. *Mathematics*, 12(14), 2267. <https://doi.org/10.3390/math12142267>
- Hazan, A., & Ezra Tsur, E. (2021). Neuromorphic analog implementation of Neural Engineering Framework-inspired spiking neuron for high-dimensional representation. *Frontiers in Neuroscience*, 15. <https://doi.org/10.3389/fnins.2021.627221>
- Li, Z., & Carusone, A. C. (2023). Design and optimization of low-dropout voltage regulator using relational graph neural network and reinforcement learning in open-source SKY130 process. En 2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD) (pp. 1–9). IEEE. <https://doi.org/10.1109/ICCAD57390.2023.10323720>
- Kudithipudi, D., Schuman, C., Vineyard, C.M. et al. Neuromorphic computing at scale. *Nature* 637, 801–812 (2025). <https://doi.org/10.1038/s41586-024-08253-8>
- Hammoud, A., Goyal, C., Pathen, S., Dai, A., Li, A., Kielian, G., & Saligane, M. (2024). Human language to analog layout using gLayout layout automation framework. Accepted at MLCAD.