
### Session 6: September 7


**VHDL** 

### Session 6: Outline

- Bibliography Methodology
- Logic gates (homework).
- Boolean function
- When / Select
- Compare-Add Circuit
- Decoder
- Real application


#### **BIBLIOGRAPHY**






# Logic gates example

```
library ieee;
2 use ieee.std logic 1164.all;
    ⊟entity logic gates is port(
 5
       x1, x2 : in std logic;
 6
        y1, y2, y3, y4, y5: out std logic);
    end logic gates;
 8
   □/* esto es un comentario de múltiples
   lineas*/
10
    marchitecture logic gates are of logic gates is
    ⊟begin
12
13
        y1 \ll x1 and x2;
      y2 \ll x1 \text{ or } x2;
14
15 y3 <= x1 xor x2;
   y4 \leq x1 nand x2;
16
   y5 \le x1 \text{ nor } x2;
17
     end logic gates arc;
18
```



## Synthesized circuit



## VHDL Design for any Boolean Function Written in Canonical Form

<ul> <li>F is 1 only when there are two 1s in each</li> </ul>
input combination A B C

$$F(A,B,C) = \sum m(3, 5, 6)$$

$$F(A,B,C) = \overline{A} \cdot B \cdot C + A \cdot \overline{B} \cdot C + A \cdot B \cdot \overline{C}$$

$$F \le (\text{not } A \text{ and } B \text{ and } C) \text{ or}$$
  
 $(A \text{ and not } B \text{ and } C) \text{ or}$   
 $(A \text{ and } B \text{ and not } C)$ 


(Decimal)	A	В	C	F
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

```
library ieee; use ieee.std_logic_1164.all;

lentity cannonical_boolean_function is
lend cannonical_boolean_function;

lend cannonical_boolean_function;

lend cannonical_boolean_function arc of cannonical_boolean_function is
lend cannonical_boolean_function arc of cannonical_boolean_function is
lend cannonical_boolean_function_arc of cannonical_boolean_function is
lend cannonical_boolean_function_arc;
```



### Compare-Add Circuit

• The inputs are two unsigned 3-bit values (a and b, ranging from 0 to 7), while the outputs are comp (single bit) and sum (to avoid overflow, 4 bits are needed, hence ranging from 0 to 15).

