Question1:

HW4

Alexandro Sherman

#12 for the RC circuit shows the required annual times at node I and 2 are respectively 2ns and 1.2ns.

(a) compute the required annual time at the source node o.

Tsource = min (TI-Di) = min {T1-D1, T2-P2}

D2= R2(C1+C2+C3+C4+C5+C6+C7+C8) + R2(C2+C3+C4+C5)

+ R3(C3+C4+C5) + R4(C4+C5) + RS(5 = 10×19+60×12+60×9+60×6+60×3

Dz= R1((1+12+13+14+15+16+17+18)+ R6(16+17+18)+ R7(17+18)+ R8(8

= 1150 P1 1n = 1000 p

Bource = min (2:000 - 1990, 1,200 - 1150)

Trance= (10ps)

1095 SORS

b) It we insert one butter with Cout = 2pt, Rbut = 1012 and 084 = Sps at node t, what is the new required armaltime at node 0?

updated 02 = R2(C1 + C6Ut + C6+C7+(8) + R2(C6Ut) + P6Ut + R6Uf (C2+C3+C4+C5) + R3 (13 +C4+(5) + R4(C4+(5)+R5(5


= 10x9 + 60x2 + 5 + 10x12 + 60x9 + 60x6 + 60x3

= lyuses

Updated Dz = R1C(1+(6x++66+67+68)+ R6(6+67+68)+R76(8)+R918 = 10x9+80x6+80x4+80x2-

= 1050ps


Trance = min (2,000 - 1415, 1200 - 1050) 585 150



Question2:

Question#2

a) Drawtie schematic of one cook circuit described by the given verilog:



b) Whatista contral path of this design from polymony inputs to outputs and what is to delayothe critical path in terms of unit delay?

Critical path:

$$a \rightarrow xor \rightarrow not \rightarrow and \rightarrow or \rightarrow y$$
 Delay= $2+1+3+3=9$
 $b \rightarrow xor \rightarrow not \rightarrow and \rightarrow or \rightarrow y$ Delay= $2+1+3+3=9$

Question 3:

Notice that the logic below consists of three repeated parts.

(a) Write a Verilog explicit structural description of the logic which consists of two modules, one module, name it part-logic, will be for the part that's repeated, the other, name it whole-logic, will instantiate part-logic three times and interconnect them appropriately. Write the part-logic using the Verilog primitives. Choose appropriate inputs and outputs for the two modules based on the diagram.

```
a) part-logic
module part-logic(x, y, a, b, c);
      input a, b, c;
      wire t1;
      output x, y;
      not n1(t1, b);
      and a1(x, a, t1);
      or o1(y, c, x);
endmodule
whole-logic
module whole-logic(x, y, a, b, c);
      input [2:0] a;
      input [2:0] b;
      input c;
      wire t1, t2;
      output [2:0] x;
      output y;
      part-logic pl1(x[0], t1, a[0], b[0], c);
      part-logic pl2(x[1], t2, a[1], b[1], t1);
      part-logic pl3(x[2], y, a[2], b[2], t2);
endmodule
(b) Repeat (a) by writing the part-logic using the continuous assignment statement.
b) part-logic
module part-logic(x, y, a, b, c);
      input a, b, c;
      output x, y;
      assign x = a \& (\sim b);
      assign y = c \mid x;
endmodule
```

```
Question 4: Modified code from lecture slides
module xor8(xout, xin1, xin2);
output [1:8] xout;
input [1:8] xin1, xin2;
      xor (xout[8], xin1[8], xin2[8]),
           (xout[7], xin1[7], xin2[7]),
           (xout[6], xin1[6], xin2[6]),
           (xout[5], xin1[5], xin2[5]),
           (xout[4], xin1[4], xin2[4]),
           (xout[3], xin1[3], xin2[3]),
           (xout[2], xin1[2], xin2[2]),
           (xout[1], xin1[1], xin2[1]);
endmodule
module deMux(outVector, a, b, c, d, enable);
output [1:8] outVector;
input
             a, b, c, d enable;
     and (m12, d, c, ~b, ~a, enable),
            (m11, d, ~c, b, a, enable),
            (m10, d, ~c, b, ~a, enable),
            (m9, d, ~c, ~b, a, enable),
            (m7, \sim d, c, b, a, enable),
            (m6, ~d, c, b, ~a, enable),
            (m5, ~d, c, ~b, a, enable),
            (m3, \sim d, \sim c, b, a, enable);
     assign outVector = {m3, m5, m6, m7, m9, m10, m11, m12};
endmodule
module hamEncode(vIn, valueOut);
input [1:8] vln;
output [1:12] valueOut;
wire [1:12]
                swap;
wire h1, h2, h4, h8, hold;
   xor (h1, vln[1], vln[2], vln[4], vln[5], vlN[7]),
         (h2, vln[1], vln[3], vln[4], vln[6], vlN[7]),
         (h4, vln[2], vln[3], vln[4], vln[8]),
         (h8, vln[5], vln[6], vln[7], vln[8]);
    assign swap = \{h1, h2, vln[1], h4, vln[2:4], h8, vln[5:8]\};
    assign hold = \(^swap\);
   assign valueOut = {swap, hold};
endmodule
module hamDecode(vIn, valueOut, doubleerror);
input [1:12] vln;
output [1:8]
                valueOut:
wire c1, c2, c4, c8;
wire [1:8] bitflippers
      xor (c1, vln[1], vln[3], vln[5], vln[7], vln[9], vln[11]),
            (c2, vln[2], vln[3], vln[6], vln[7], vln[10], vln[11]),
            (c4, vln[4], vln[5], vln[6], vln[7], vln[12]),
```

```
(c8, vln[8], vln[9], vln[6], vln[7], vln[12]);
     deMux mux1 (bitFlippers, c1, c2, c4, c8, 1'b1);
     xor8 x1 (valueOut, bitFlippers, {vln[3], vln[5], vln[6], vln[7], vln[9], vln[10], vln[11], vln[12]});
     assign doubleerror = \sim(^{\prime}(vIn & (c1 | c2 | c4 | c8)));
endmodule
module testHam();
reg [1:8] original;
wire [1:8] regenerated;
wire [1:12] encoded;
           messedUp;
wire [1:13] thirteenth;
integer
           seed;
    initial begin
         seed = 1;
         forever begin
                original = $random (seed);
                thirteenth = $random (seed) & 13'b 0000 0000 0000 0000 1;
                #1
                $display ("original=%h, encoded=%h, thirteenth=%h, doubleerror=%h,
                messed=%h, regen=%h", original, encoded, thirteenth, doubleerror,
                messedUp, regenerated);
         end
   end
   hamEncode hln(original, encoded);
   hamDecode hOut(messedUp, regenerated, doubleerror);
   assign messedUp = encoded ^ 12'b 0000_0010_0000 ^ thirteenth;
endmodule
```