Alejandro Sherman, 862062898, Section 21, ENGR ID asherman, NET ID asher011 Partner Sec21 Group 1: Christopher Alexman calex025 (our reports and results are unique)

# Lab 2 Report

### Video Checkoff

Video 1:

https://www.youtube.com/watch?v=rxLPVS0YvcM

(Includes Inverter layout, DRC pass, and LVS pass)

Video 2:

https://www.youtube.com/watch?v=GniTRf-LgQE

(Includes Nand schematic, symbol, testbench, and waveform)

Video 3:

https://www.youtube.com/watch?v=pqngl-7VWvg

(Includes Nand layout, DRC, and LVS)


\*If image clarity is an issue, please increase the quality and increase window size of video

#### What I learned


In today's lab I learned how to continue to operate many tools that can be used in this course to aid in the design of digital circuits. Specifically, I learned how to create layouts for existing schematics and match the layout to the schematic. Additionally, I learned how to adjust and move components within that layout. Furthermore, I learned how to run DRC on a layout. I also learned how to debug DRC. I also learned how to run LVS and what LVS is looking for. I also learned how to debug LVS. Finally, in this lab, I learned how to design a gate schematic and testbench from scratch, as well as how to design a layout in the same way. In the end, I learned how to perform all of these steps in a non-tutorial capacity.


## **Inverter Layout View**

An inverter layout view as seen in Fig 11. (on next page)




# **DRC Result for Inverter Layout**







# LVS Result for Inverter Layout

Fig 25.







#### **NAND Gate Schematic**




# **NAND Gate Symbol**



# **NAND Gate Testbench Schematic**




## **NAND Gate Waveform with measurements**





As seen in Fig 26.


# **NAND Gate Layout**




## **NAND Gate DRC Result**








### **NAND Gate LVS Result**





### Some Issues I had

Throughout the course of this lab, I had the most issues with the layout components of these designs. First for the inverter, I had many issues with my component placements that I needed to fix for DRC. After solving, my LVS didn't pass due to my labels not matching. After asking the TA, I realized that the issue was that I didn't set my labels as M1PIN material. The next main issue was with my NAND gate layout. My first issue was visualizing how the layout should look. I solved this through trial and error. Next was getting LVS to pass for the NAND layout. This part took me a long time. Ultimately, after speaking with my lab partner (who had a similar issue) we realized that the issue stemmed from my NAND gate schematic specifically. There had been a wire that was meant to go to VSS instead of a joining wire. After this fix, all of my issues were solved.