27.6 Single-Chip 3072ch 2D Array IC with RX Analog and All-Digital TX Beamformer for 3D Ultrasound Imaging

Yusaku Katsube¹, Shinya Kajiyama², Takuma Nishimoto¹, Tatsuo Nakagawa², Yasuyuki Okuma³, Yohei Nakamura², Takahide Terada², Yutaka Igarashi¹, Taizo Yamawaki², Toru Yazaki¹, Yoshihiro Hayashi², Kazuhiro Amino², Takuya Kaneko², Hiroki Tanaka²

¹Hitachi, Yokohama, Japan ²Hitachi, Kokubunji, Japan ³Hitachi, Hatoyama, Japan

A diagnostic ultrasound (US) system transmits acoustic waves at several to tens of MHz into the human body for clinical purposes and detects the reflected waves to observe the internal organs without having a medical operation or radiation exposure. The system is composed of a main unit and probe connected via coaxial cables. The probe is very small because medical technicians laboriously grab and manipulate it for a long time. To avoid image obscurity depending on medical technicians, high-speed and high-resolution 3D/4D imaging is necessary. For this reason, several thousands of lead bulk piezoelectric material transducers (TD) need to be squeezed into the small probe. Since the number of cables is limited to several hundreds, the probe needs to include beamforming functionality and a 2D array IC [1-6], which includes thousands of US transceivers.

Figure 27.6.1 shows a block diagram of the diagnostic US system and the proposed 2D array IC, which includes 3,072 US transceivers. Since a TD pillar is $300\times300\mu\text{m}^2$, each US transceiver size needs to be the same pitch. The TD is connected to an IC via a low-temperature co-fired ceramic (LTCC) interposer to alleviate fabrication difficulties. On the other side of the pillars, there is an acoustic impedance matching layer and a lens. The 2D array IC bilaterally interfaces from the 3,072-ch TD to the 128-ch coaxial cables. The 24 TD and US transceivers are grouped to coherently execute transmitter and receiver US signal processing. The main unit digitizes the signal to perform beamforming and image rendering.

The subarray block diagram is shown in Fig. 27.6.2. The transmitter is an alldigital architecture, and is composed of a digital beamformer, a switched-capacitor delayer (SCD), and a tunable amplitude 3-level pulser (TA3LP). Therefore, it is free from waveform distortion and timing error caused by cable propagation between the main unit and the probe. The pulser power consumption is generally far less than that of linear amplifiers, but the pulser's constant amplitude leads to limited image quality. TA3LP in this work has a built-in amplitude control function, and the TX and RX chain share the SCD to squeeze all the necessary blocks in a die. The TD TRX signal I/Os include zero-power-TRXisolation switches (ZTRSW) to protect subsequent blocks with ordinal rating elements. Although conventional ZTRSW uses a zener diode as a floating switch gate bias and inherently needs a lot of power, ZTRSW in this work only consumes 10μW during RX mode using MOSFET active floating-gate bias topology. The next stage is a programmable gain-and-input-impedance low-noise amplifier (PGZLNA). PGZLNA boosts the weak signal to a reasonable level for the next stage. The programmable input impedance is used to achieve >85dB dynamic range. The charge-domain adders (CDADDs) perform, in the charge domain, correlated-signal summation of 24 SCD outputs, and the CDADDs are placed in a subarray without signal headroom concerns. If each SCD setting is ideal, and their correlation is ideal, RX SNR is √24 times better. It means the noise level is √24 times lower. Therefore, the next stage block, which is the low-noise cable buffer (LNCBUF), needs to be low noise and have heavy coaxial cable drivability. Finally, the main unit digitizes the signal to perform beamforming and image rendering.

Figure 27.6.3 shows the SCD circuit, which is composed of a capacitor ring memory (CRM), an operational amplifier (OPA), and a CDADD. Since CRM occupies most of the area, TX and RX chain share the CRM. While the RX chain uses CRM as an analog memory, the TX chain uses them as a 2b D-latch. During TX mode, the OPA operates as a comparator. The switches, being carefully placed and deployed, achieve the optimal metamorphosis to avoid signal distortions. The CRM, which is composed of 32 capacitors, controls the time differences of write (charge) and read timing to make the necessary delay. The write and read signals are non-overlapped 40MHz pulse trains and cover the 25-to-750ns delay range. During RX mode, dynamically changing the focal points leads to fast image rendering. For this reason, duplicated write pulse or doubling the read pulse width can increase the delay time. Adversely doubling the write pulse width or skipping read pulse can shorten it. Figure 27.6.4 shows the TA3LP circuits, which can launch plus, zero, and minus level signals. The output stage takes on the source follower push-pull topology (PP). PP consumes a lot of power only during the pulse transition durations and alleviates the previous inverter (INV) stage bias current and transistor sizes. The INV output has grounding switches to make zero level (RZ: return to zero circuit). PP and INV will operate within a safe operating area to avoid device destruction. Since TA3LP does not use feedback topology, rise and fall time adjustment is necessary. As previously noted, TA3LP has a 256 level amplitude adjustment module to compete with a linear amplifier system and cover many diagnostic modes necessary for the US system. The amplitude transition can settle to <4.4µs.

The 2D array IC is assembled and implemented in the probe and main unit with a real-time rendering engine that is optimized and caters for the probe. The system can capture 3D tissue images with several arbitrary 2D cutting planes within the angle of view (AoV) of this system. Arbitrary 2D cutting plane images are easily extracted from the full-volume 3D dataset. The System AoV is more than 90°×90°, and it can look over the whole human heart during echo-cardiography. Figure 27.6.5 shows the 2D and 3D image of a phantom (white ball: agar / black ball: agar and graphite mixture) as an example. Figure 27.6.6 shows the performance comparisons. Our work is only a 2D array IC that includes the RX analog, all-digital TX beamformer, and related peripheral blocks. The silicon area occupies 0.09mm²/ch and consumes 0.7mW/ch during B-mode capture. Regardless of the 138V_{pp} US launch capability, 0.7mW/ch power consumption is also the lowest in the table.

A die micrograph of the 2D array IC implemented in a $0.18\mu m$ HV SOI CMOS process is shown in Fig. 27.6.7. The total area is $417mm^2$ including the digital beamformer and the other control and the interface circuits.

References:

[1] H.-Y. Tang, et al., "Integrated ultrasonic system for measuring body-fat composition," *ISSCC*, pp. 210-211, Feb. 2015.

[2] J.-Y. Um, et al., "An Analog-Digital-Hybrid Single-Chip RX Beamformer with Non-Uniform Sampling for 2D-CMUT Ultrasound Imaging to Achieve Wide Dynamic Range of Delay and Small Chip Area," ISSCC, pp. 426-427, Feb. 2014. [3] A. Bhuyan, et al., "3D Volumetric Ultrasound Imaging with a 32×32 CMUT Array Integrated with Front-end ICs Using Flip-chip Bonding Technology," ISSCC, pp. 396-397, Feb. 2013.

[4] K. Chen, et al., "A Column-Row-Parallel ASIC Architecture for 3-D Portable Medical Ultrasonic Imaging," *IEEE JSSC*, vol. 51, no. 3, pp. 738-751, Mar. 2016. [5] K. Chen, et al., "Ultrasonic Imaging Transceiver Design for CMUT: A Three-Level 30-Vpp Pulse-Shaping Pulser With Improved Efficiency and a Noise-Optimized Receiver," *IEEE JSSC*, vol. 48, no. 11, pp. 2734-2745, Nov. 2013. [6] C. Chen, et al., "A Front-end ASIC with Receive Sub-Array Beamforming Integrated with a 32 x 32 PZT Matrix Transducer for 3-D Transesophageal Echocardiography", *IEEE Symp. VLSI Circuits*, pp. 38-39, June 2016.




Figure 27.6.1: Block diagram of diagnostic ultrasound system with 3,072-ch 2D




Figure 27.6.3: Switched-capacitor delayer circuit (top). Timing chart of fixed focus (bottom left) and dynamic focus (bottom right).




Figure 27.6.5: Evaluated 3D image (top right) and 2D cutting plain images from the full-volume 3D dataset (bottom right).




Figure 27.6.2: Block diagram of 2D array IC.




Figure 27.6.4: Circuit diagram of tunable amplitude 3-level pulser and its control block.

	This work	ISSCC2015 [1]	ISSCC2014 [2]	ISSCC2013 [3]	JSSC2016 [4]	JSSC2013 [5]	VLSI2016 [6]
Beamformer integration	Analog RX / All-digital TX	TX	Analog + Digital RX	TX	-	-	RX
Number of channels	3072 / 128	7/7	64/8	256 / 256	256 / 256	4/4	1024 / 96
Die area	416.64 mm ²	2.00 mm ²	19.40 mm ²	60.00 mm ²	33.00 mm ²	-	37.21 mm ²
Area / channel	0.09 mm ²	0.08 mm ²	0.17 mm ²	0.14 mm ²	0.07 mm ²	0.33 mm ²	0.022 mm ²
Power consumption / channel	0.7 mW*	18.6 mW	1.0 mW	1.0 mW	8.5 mW	66.7 mW	0.27 mW (RX only)
Delay time resolution	25 ns	5ns	6.25 ns	-	-	-	30.3 ns
Max delay time	750 ns	-	8000 ns	-	-	-	210 ns
TX max amplitude	138 Vpp	32 Vpp	-	25 Vpp	30 Vpp	30 Vpp	30 Vpp
Transducer type	Bulk Piezoelectric Material Transducer	PMUT	CMUT	CMUT	CMUT	CMUT	PZT
Process	0.18 µm HV SOI CMOS	TSMC 0.18 μm 32V	0.13 μm CMOS	1.5 µm high voltage	TSMC 0.18 µm HV CMOS		0.18μm LV CMOS

*Under B mode imaging condition
TX: Center freq. 2 MHz, Pulse-repetition freq. 4.3 kHz, RX: Input sensitivity 56 μVpp, Dynamic range 85 dB, -3dB Bandwidth 4.6 MHz

Figure 27.6.6: Comparison table of ultrasound array IC.

ISSCC 2017 PAPER CONTINUATIONS

