



Dcache sweep for workloads_searched: dcache complete


Hit Rate vs Number of Ways




Hit Rate vs Size




Hit Rate vs Number of Ways




Hit Rate vs Size




Cache to Memory Traffic Reads vs Number of Ways
(Core to Cache Traffic = 96.02 KB)




Cache to Memory Traffic Reads vs Size
(Core to Cache Traffic = 96.02 KB)









Cache to Memory Traffic Writes vs Number of Ways
(Core to Cache Traffic = 64.03 KB)









Cache to Memory Traffic Writes vs Size
(Core to Cache Traffic = 64.03 KB)











Dcache sweep for matmult-int_embench (inst/mem: 276.2k/104.0k, 37.7% mem): dcache complete




Dcache sweep for nettle-aes_embench (inst/mem: 367.1k/77.6k, 21.1% mem): dcache complete




Dcache sweep for aha-mont64_embench (inst/mem: 446.3k/1.01k, 0.2% mem): dcache complete


Hit Rate vs Number of Ways




Hit Rate vs Size




Cache to Memory Traffic Reads vs Number of Ways
(Core to Cache Traffic = 2.88 KB)




Cache to Memory Traffic Reads vs Size
(Core to Cache Traffic = 2.88 KB)



Cache to Memory Traffic Writes vs Number of Ways
(Core to Cache Traffic = 1.07 KB)




Cache to Memory Traffic Writes vs Size
(Core to Cache Traffic = 1.07 KB)




Dcache sweep for cubic_embench (inst/mem: 8.08M/1.56M, 19.3% mem): dcache complete


Hit Rate vs Number of Ways




Hit Rate vs Size




Cache to Memory Traffic Reads vs Number of Ways
(Core to Cache Traffic = 3.05 MB)




Cache to Memory Traffic Reads vs Size
(Core to Cache Traffic = 3.05 MB)



Cache to Memory Traffic Writes vs Number of Ways
(Core to Cache Traffic = 2.88 MB)




Cache to Memory Traffic Writes vs Size
(Core to Cache Traffic = 2.88 MB)




Dcache sweep for edn_embench (inst/mem: 321.8k/91.9k, 28.6% mem): dcache complete


Hit Rate vs Number of Ways




Hit Rate vs Size




Cache to Memory Traffic Reads vs Number of Ways
(Core to Cache Traffic = 170.39 KB)




Cache to Memory Traffic Reads vs Size
(Core to Cache Traffic = 170.39 KB)









Cache to Memory Traffic Writes vs Number of Ways
(Core to Cache Traffic = 33.08 KB)



Cache to Memory Traffic Writes vs Size
(Core to Cache Traffic = 33.08 KB)




Dcache sweep for huffbench_embench (inst/mem: 2.38M/583.1k, 24.5% mem): dcache complete




Dcache sweep for md5sum_embench (inst/mem: 200.8k/25.9k, 12.9% mem): dcache complete


Hit Rate vs Number of Ways




Hit Rate vs Size




Cache to Memory Traffic Reads vs Number of Ways
(Core to Cache Traffic = 68.24 KB)




Cache to Memory Traffic Reads vs Size
(Core to Cache Traffic = 68.24 KB)



Cache to Memory Traffic Writes vs Number of Ways
(Core to Cache Traffic = 18.22 KB)




Cache to Memory Traffic Writes vs Size
(Core to Cache Traffic = 18.22 KB)




Dcache sweep for minver_embench (inst/mem: 486.4k/79.1k, 16.3% mem): dcache complete


Hit Rate vs Number of Ways




Hit Rate vs Size




Cache to Memory Traffic Reads vs Number of Ways
(Core to Cache Traffic = 161.62 KB)




Cache to Memory Traffic Reads vs Size
(Core to Cache Traffic = 161.62 KB)



Cache to Memory Traffic Writes vs Number of Ways
(Core to Cache Traffic = 146.8 KB)




Cache to Memory Traffic Writes vs Size
(Core to Cache Traffic = 146.8 KB)




Dcache sweep for nbody_embench (inst/mem: 3.56M/419.3k, 11.8% mem): dcache complete


Hit Rate vs Number of Ways




Hit Rate vs Size




Cache to Memory Traffic Reads vs Number of Ways
(Core to Cache Traffic = 882.75 KB)




Cache to Memory Traffic Reads vs Size
(Core to Cache Traffic = 882.75 KB)



Cache to Memory Traffic Writes vs Number of Ways
(Core to Cache Traffic = 749.96 KB)




Cache to Memory Traffic Writes vs Size
(Core to Cache Traffic = 749.96 KB)




Dcache sweep for nettle-sha256_embench (inst/mem: 388.2k/41.8k, 10.8% mem): dcache complete


Hit Rate vs Number of Ways




Hit Rate vs Size




Cache to Memory Traffic Reads vs Number of Ways
(Core to Cache Traffic = 94.75 KB)




Cache to Memory Traffic Reads vs Size
(Core to Cache Traffic = 94.75 KB)









Cache to Memory Traffic Writes vs Number of Ways
(Core to Cache Traffic = 39.5 KB)




Cache to Memory Traffic Writes vs Size
(Core to Cache Traffic = 39.5 KB)






Dcache sweep for picojpeg_embench (inst/mem: 3.75M/993.5k, 26.5% mem): dcache complete


Hit Rate vs Number of Ways




Hit Rate vs Size




Cache to Memory Traffic Reads vs Number of Ways
(Core to Cache Traffic = 999.19 KB)




Cache to Memory Traffic Reads vs Size
(Core to Cache Traffic = 999.19 KB)









Cache to Memory Traffic Writes vs Number of Ways
(Core to Cache Traffic = 936.62 KB)




Cache to Memory Traffic Writes vs Size
(Core to Cache Traffic = 936.62 KB)






Dcache sweep for qrduino_embench (inst/mem: 2.76M/551.1k, 20.0% mem): dcache complete


Hit Rate vs Number of Ways




Hit Rate vs Size




Cache to Memory Traffic Reads vs Number of Ways
(Core to Cache Traffic = 865.77 KB)




Cache to Memory Traffic Reads vs Size
(Core to Cache Traffic = 865.77 KB)









Cache to Memory Traffic Writes vs Number of Ways
(Core to Cache Traffic = 71.52 KB)









Cache to Memory Traffic Writes vs Size
(Core to Cache Traffic = 71.52 KB)



Dcache sweep for sglib-combined_embench (inst/mem: 2.32M/880.3k, 37.9% mem): dcache complete




Dcache sweep for slre_embench (inst/mem: 243.1k/72.8k, 30.0% mem): dcache complete




Dcache sweep for st_embench (inst/mem: 4.09M/604.9k, 14.8% mem): dcache complete


Hit Rate vs Number of Ways




Hit Rate vs Size




Cache to Memory Traffic Reads vs Number of Ways
(Core to Cache Traffic = 1.19 MB)




Cache to Memory Traffic Reads vs Size
(Core to Cache Traffic = 1.19 MB)









Cache to Memory Traffic Writes vs Number of Ways
(Core to Cache Traffic = 1.09 MB)









Cache to Memory Traffic Writes vs Size
(Core to Cache Traffic = 1.09 MB)











Dcache sweep for tarfind_embench (inst/mem: 102.0k/22.0k, 21.5% mem): dcache complete




Dcache sweep for ud_embench (inst/mem: 338.1k/71.5k, 21.1% mem): dcache complete




Dcache sweep for wikisort_embench (inst/mem: 1.27M/329.5k, 25.9% mem): dcache complete


Hit Rate vs Number of Ways




Hit Rate vs Size




Cache to Memory Traffic Reads vs Number of Ways
(Core to Cache Traffic = 794.98 KB)




Cache to Memory Traffic Reads vs Size
(Core to Cache Traffic = 794.98 KB)




Cache to Memory Traffic Writes vs Number of Ways
(Core to Cache Traffic = 485.93 KB)




Cache to Memory Traffic Writes vs Size
(Core to Cache Traffic = 485.93 KB)




Hit Rate vs Number of Ways




Hit Rate vs Size




Cache to Memory Traffic Reads vs Number of Ways
(Core to Cache Traffic = 150.36 KB)




Cache to Memory Traffic Reads vs Size
(Core to Cache Traffic = 150.36 KB)















Cache to Memory Traffic Writes vs Number of Ways
(Core to Cache Traffic = 54.01 KB)









Cache to Memory Traffic Writes vs Size
(Core to Cache Traffic = 54.01 KB)

































Dcache sweep for gcd_lcm_n_large (inst/mem: 77/3, 3.9% mem): dcache complete











Dcache sweep for sorting_num_merge_int32_large (inst/mem: 86.7k/23.3k, 26.9% mem): dcache complete


Hit Rate vs Number of Ways




Hit Rate vs Size




Cache to Memory Traffic Reads vs Number of Ways
(Core to Cache Traffic = 51.26 KB)




Cache to Memory Traffic Reads vs Size
(Core to Cache Traffic = 51.26 KB)



Cache to Memory Traffic Writes vs Number of Ways
(Core to Cache Traffic = 39.72 KB)




Cache to Memory Traffic Writes vs Size
(Core to Cache Traffic = 39.72 KB)




Dcache sweep for sorting_num_quick_int32_large (inst/mem: 31.6k/11.6k, 36.8% mem): dcache complete


Hit Rate vs Number of Ways




Hit Rate vs Size




Cache to Memory Traffic Reads vs Number of Ways
(Core to Cache Traffic = 26.5 KB)




Cache to Memory Traffic Reads vs Size
(Core to Cache Traffic = 26.5 KB)









Cache to Memory Traffic Writes vs Number of Ways
(Core to Cache Traffic = 18.86 KB)




Cache to Memory Traffic Writes vs Size
(Core to Cache Traffic = 18.86 KB)




Dcache sweep for sorting_num_heap_int32_large (inst/mem: 70.8k/15.9k, 22.4% mem): dcache complete




Hit Rate vs Number of Ways




Hit Rate vs Size




Cache to Memory Traffic Reads vs Number of Ways
(Core to Cache Traffic = 41.19 KB)



Cache to Memory Traffic Reads vs Size
(Core to Cache Traffic = 41.19 KB)



Cache to Memory Traffic Writes vs Number of Ways
(Core to Cache Traffic = 12.82 KB)



Cache to Memory Traffic Writes vs Size
(Core to Cache Traffic = 12.82 KB)

