# TDA for 'coremark'




Performance Counters for 'coremark'
IPC: 0.890
count
600M
500M
400M
300M
200M
100M
0.0
580.2M
516.6M
45.4M
18.1M
516.6M
92.5M
0.0
38.3M
38.3M
7.2M
7.0M
54.0
211.5k
18.1M
534.7M
98.6k
109.8M
9.0
9.1M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'dhrystone'


Performance Counters for 'dhrystone'
IPC: 0.880
count
500M
400M
300M
200M
100M
0.0
476.0M
419.0M
47.0M
10.0M
419.0M
51.0M
0.0
3.0M
3.0M
44.0M
32.0M
20.0
12.0M
10.0M
427.0M
3.0M
133.0M
2.0
5.0M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'stream_int'




Performance Counters for 'stream_int'
IPC: 0.829
count
0.0
10M
20M
30M
40M
50M
55.4M
45.9M
9.5M
6.9k
45.9M
6.6M
0.0
9.5M
1.6M
42.0
6.0
7.8M
36.0
5.6k
45.9M
15.0
16.4M
1.0M
2.8k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_aha-mont64'


Performance Counters for 'embench_aha-mont64'
IPC: 0.957
count
0.0
50M
100M
150M
200M
234.9M
224.7M
216.0k
9.9M
224.7M
22.9M
0.0
88.9k
88.9k
127.1k
126.9k
0.0
127.0
9.9M
234.7M
35.0
486.6k
0.0
5.0M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_crc32'




Performance Counters for 'embench_crc32'
IPC: 0.923
count
0.0
50M
100M
150M
200M
226.4M
209.0M
17.4M
17.1k
209.0M
8.7M
0.0
4.3k
4.3k
17.4M
17.4M
0.0
42.0
17.0k
209.0M
13.0
26.1M
0.0
8.5k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_cubic'




Performance Counters for 'embench_cubic'
IPC: 0.795
count
0.0
50M
100M
150M
200M
250M
275.0M
218.7M
23.0M
33.3M
218.7M
57.2M
0.0
267.6k
217.3k
22.8M
7.0M
50.3k
15.8M
33.3M
250.6M
3.3M
12.9M
6.7k
16.7M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_edn'




Performance Counters for 'embench_edn'
IPC: 0.931
count
0.0
50M
100M
150M
200M
225.4M
209.9M
14.2M
1.2M
209.9M
21.3M
0.0
14.2M
14.2M
41.9k
41.8k
0.0
82.0
1.2M
211.2M
23.0
59.9M
1.0
621.2k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_huffbench'




Performance Counters for 'embench_huffbench'
IPC: 0.910
count
0.0
50M
100M
150M
200M
235.1M
214.0M
6.2M
14.9M
214.0M
44.9M
0.0
6.0M
4.3M
212.1k
211.9k
1.6M
174.0
14.9M
228.9M
54.0
52.5M
170.3k
7.4M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_matmult-int'




Performance Counters for 'embench_matmult-int'
IPC: 0.874
count
250M
200M
150M
100M
50M
0.0
254.5M
222.3M
29.4M
2.8M
222.3M
27.5M
0.0
29.4M
25.8M
19.4k
19.4k
3.6M
49.0
2.8M
225.1M
13.0
83.7M
447.6k
1.4M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_md5sum'


Performance Counters for 'embench_md5sum'
IPC: 0.992
count
200M
150M
100M
50M
0.0
206.5M
204.8M
106.5k
1.6M
204.8M
23.0M
0.0
4.4k
4.3k
102.2k
102.0k
62.0
109.0
1.6M
206.4M
29.0
26.4M
7.0
795.6k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_minver'




Performance Counters for 'embench_minver'
IPC: 0.799
count
250M
200M
150M
100M
50M
0.0
243.7M
194.6M
14.0M
35.0M
194.6M
55.6M
0.0
129.2k
129.2k
13.9M
5.9M
0.0
8.0M
35.0M
227.9M
1.6M
12.8M
0.0
17.5M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_nbody'




Performance Counters for 'embench_nbody'
IPC: 0.804
count
200M
150M
100M
50M
0.0
202.2M
162.7M
11.6M
27.9M
162.7M
46.7M
0.0
25.9k
25.9k
11.6M
3.7M
0.0
7.9M
27.9M
189.4M
1.9M
5.2M
0.0
14.0M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_nettle-aes'




Performance Counters for 'embench_nettle-aes'
IPC: 0.856
count
0.0
50M
100M
150M
200M
250M
257.9M
220.9M
32.4M
4.6M
220.9M
9.2M
0.0
30.6M
4.3k
1.8M
1.7M
30.6M
140.6k
4.6M
225.5M
23.5k
43.4M
5.0M
2.3M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_nettle-sha256'




Performance Counters for 'embench_nettle-sha256'
IPC: 0.865
count
0.0
50M
100M
150M
200M
226.7M
196.2M
29.8M
712.6k
196.2M
2.7M
0.0
574.3k
574.3k
29.3M
760.0k
0.0
28.5M
712.6k
196.8M
4.8M
21.1M
0.0
356.3k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_nsichneu'


Performance Counters for 'embench_nsichneu'
IPC: 0.486
count
0.0
50M
100M
150M
200M
230.1M
111.8M
114.8M
3.4M
111.8M
38.5M
0.0
37.6M
37.6M
77.2M
42.0
0.0
77.2M
3.4M
114.7M
14.0M
61.5M
0.0
1.7M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_picojpeg'




Performance Counters for 'embench_picojpeg'
IPC: 0.942
count
200M
150M
100M
50M
0.0
198.7M
187.3M
7.6M
3.8M
187.3M
17.2M
0.0
1.4M
1.4M
6.2M
2.2M
26.4k
4.0M
3.8M
190.9M
811.8k
49.7M
3.0k
1.9M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_primecount'




Performance Counters for 'embench_primecount'
IPC: 0.755
count
200M
150M
100M
50M
0.0
199.3M
150.4M
30.9M
18.0M
150.4M
59.3M
0.0
30.9M
30.9M
222.0
179.0
0.0
43.0
18.0M
168.4M
14.0
30.5M
0.0
9.0M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_qrduino'




Performance Counters for 'embench_qrduino'
IPC: 0.902
count
0.0
50M
100M
150M
200M
214.2M
193.4M
6.9M
14.0M
193.4M
27.1M
0.0
6.1M
6.1M
748.8k
319.9k
10.0
428.9k
14.0M
207.2M
140.4k
38.6M
1.0
7.0M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_sglib-combined'




Performance Counters for 'embench_sglib-combined'
IPC: 0.816
count
200M
150M
100M
50M
0.0
213.5M
174.1M
20.2M
19.1M
174.1M
38.9M
0.0
15.5M
14.3M
4.7M
4.6M
1.2M
182.9k
19.1M
193.2M
47.9k
66.0M
117.5k
9.6M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_slre'




Performance Counters for 'embench_slre'
IPC: 0.848
count
0.0
50M
100M
150M
200M
215.0M
182.3M
12.4M
20.2M
182.3M
38.7M
0.0
5.4M
5.4M
7.1M
5.0M
0.0
2.1M
20.2M
202.2M
1.3M
54.6M
0.0
10.1M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_st'




Performance Counters for 'embench_st'
IPC: 0.816
count
250M
200M
150M
100M
50M
0.0
240.1M
195.8M
10.1M
34.1M
195.8M
56.5M
0.0
149.4k
149.4k
10.0M
5.0M
10.0
5.0M
34.1M
228.7M
1.2M
7.7M
1.0
17.1M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_statemate'




Performance Counters for 'embench_statemate'
IPC: 0.930
count
0.0
50M
100M
150M
200M
213.9M
198.9M
9.7M
5.3M
198.9M
15.9M
0.0
5.0M
5.0M
4.7M
4.7M
0.0
210.0
5.3M
203.9M
589.2k
126.1M
0.0
2.7M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_tarfind'




Performance Counters for 'embench_tarfind'
IPC: 0.843
count
0.0
50M
100M
150M
200M
213.2M
179.6M
29.4M
4.2M
179.6M
16.1M
0.0
16.6M
6.3M
12.7M
12.7M
10.3M
82.0
4.2M
183.8M
23.0
38.6M
1.0M
2.1M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_ud'




Performance Counters for 'embench_ud'
IPC: 0.850
count
0.0
50M
100M
150M
200M
235.1M
199.8M
14.4M
20.8M
199.8M
35.0M
0.0
6.7M
6.7M
7.7M
6.8M
0.0
887.0k
20.8M
219.8M
591.2k
38.9M
0.0
10.4M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

# TDA for 'embench_wikisort'




Performance Counters for 'embench_wikisort'
IPC: 0.759
count
200M
150M
100M
50M
0.0
203.1M
154.2M
24.1M
24.8M
154.2M
40.5M
0.0
808.2k
411.7k
23.3M
10.0M
396.5k
13.3M
24.8M
177.6M
2.5M
17.4M
42.6k
12.4M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*