TDA for 'coremark'




Performance Counters for 'coremark'
IPC: 0.890
count
600M
500M
400M
300M
200M
100M
0.0
580.2M
516.6M
45.4M
18.1M
516.6M
92.5M
0.0
38.3M
38.3M
7.2M
7.0M
54.0
211.5k
18.1M
534.7M
98.6k
109.8M
9.0
9.1M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'dhrystone'


Performance Counters for 'dhrystone'
IPC: 0.880
count
500M
400M
300M
200M
100M
0.0
476.0M
419.0M
47.0M
10.0M
419.0M
51.0M
0.0
3.0M
3.0M
44.0M
32.0M
20.0
12.0M
10.0M
427.0M
3.0M
133.0M
2.0
5.0M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'stream_int'




Performance Counters for 'stream_int'
IPC: 0.829
count
0.0
10M
20M
30M
40M
50M
55.4M
45.9M
9.5M
6.9k
45.9M
6.6M
0.0
9.5M
1.6M
42.0
6.0
7.8M
36.0
5.6k
45.9M
15.0
16.4M
1.0M
2.8k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_aha-mont64'


Performance Counters for 'embench_aha-mont64'
IPC: 0.957
count
0.0
50M
100M
150M
200M
234.9M
224.7M
211.6k
9.9M
224.7M
22.9M
0.0
84.6k
84.6k
127.0k
126.9k
0.0
97.0
9.9M
234.7M
21.0
486.5k
0.0
5.0M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_crc32'




Performance Counters for 'embench_crc32'
IPC: 0.923
count
0.0
50M
100M
150M
200M
226.4M
209.0M
17.4M
17.1k
209.0M
8.7M
0.0
12.0
12.0
17.4M
17.4M
0.0
43.0
17.0k
209.0M
14.0
26.1M
0.0
8.5k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_cubic'




Performance Counters for 'embench_cubic'
IPC: 0.795
count
1.8G
1.6G
1.4G
1.2G
1.0G
800M
600M
400M
200M
0.0
1.7G
1.4G
144.0M
208.3M
1.4G
357.3M
0.0
1.7M
1.3M
142.4M
43.6M
321.0k
98.8M
208.3M
1.6G
20.6M
80.6M
43.5k
104.2M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_edn'




Performance Counters for 'embench_edn'
IPC: 0.931
count
0.0
20M
40M
60M
80M
100M
120M
140M
160M
180M
187.8M
174.9M
11.8M
1.0M
174.9M
17.8M
0.0
11.8M
11.8M
34.9k
34.8k
42.0
75.0
1.0M
176.0M
22.0
49.9M
5.0
517.7k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_huffbench'




Performance Counters for 'embench_huffbench'
IPC: 0.910
count
0.0
20M
40M
60M
80M
100M
120M
130.6M
118.9M
3.4M
8.3M
118.9M
25.0M
0.0
3.3M
2.4M
117.9k
117.7k
908.6k
169.0
8.3M
127.2M
44.0
29.2M
95.7k
4.1M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_matmult-int'




Performance Counters for 'embench_matmult-int'
IPC: 0.874
count
0.0
20M
40M
60M
80M
100M
120M
140M
160M
180M
181.8M
158.8M
21.0M
2.0M
158.8M
19.6M
0.0
21.0M
18.4M
13.9k
13.8k
2.6M
44.0
2.0M
160.7M
18.0
59.8M
319.7k
984.4k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_md5sum'


Performance Counters for 'embench_md5sum'
IPC: 0.992
count
0.0
20M
40M
60M
80M
100M
103.2M
102.4M
51.2k
795.7k
102.4M
11.5M
0.0
80.0
12.0
51.1k
51.0k
68.0
91.0
795.6k
103.2M
28.0
13.2M
8.0
397.8k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_minver'




Performance Counters for 'embench_minver'
IPC: 0.800
count
0.0
100M
200M
300M
400M
500M
600M
700M
800M
810.5M
648.7M
48.8M
112.9M
648.7M
185.4M
0.0
416.3k
416.3k
48.4M
19.6M
0.0
28.8M
112.9M
756.1M
5.9M
42.7M
0.0
56.5M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_nbody'




Performance Counters for 'embench_nbody'
IPC: 0.807
count
0.0
100M
200M
300M
400M
500M
600M
700M
800M
840.4M
677.8M
47.4M
115.2M
677.8M
194.5M
0.0
90.1k
90.1k
47.3M
15.4M
0.0
31.9M
115.2M
787.9M
7.4M
21.7M
0.0
57.6M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_nettle-aes'




Performance Counters for 'embench_nettle-aes'
IPC: 0.856
count
250M
200M
150M
100M
50M
0.0
258.1M
220.9M
32.4M
4.8M
220.9M
9.2M
0.0
30.6M
12.0
1.8M
1.7M
30.6M
140.6k
4.8M
225.6M
23.4k
43.4M
5.0M
2.4M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_nettle-sha256'




Performance Counters for 'embench_nettle-sha256'
IPC: 0.867
count
0.0
50M
100M
150M
200M
225.4M
195.5M
29.3M
665.1k
195.5M
2.7M
0.0
570.0k
570.0k
28.7M
617.5k
0.0
28.1M
665.0k
196.1M
4.8M
20.9M
0.0
332.5k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_nsichneu'




Performance Counters for 'embench_nsichneu'
IPC: 0.471
count
0.0
50M
100M
150M
200M
237.4M
111.8M
122.0M
3.6M
111.8M
38.5M
0.0
37.1M
37.1M
84.9M
17.0
0.0
84.9M
3.6M
114.8M
15.4M
61.5M
0.0
1.8M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_picojpeg'




Performance Counters for 'embench_picojpeg'
IPC: 0.943
count
200M
150M
100M
50M
0.0
198.5M
187.2M
7.4M
3.8M
187.2M
17.2M
0.0
1.4M
1.4M
6.0M
2.2M
21.6k
3.8M
3.8M
190.9M
733.8k
49.7M
2.4k
1.9M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_primecount'




Performance Counters for 'embench_primecount'
IPC: 0.755
count
0.0
20M
40M
60M
80M
100M
120M
140M
142.3M
107.4M
22.1M
12.8M
107.4M
42.4M
0.0
22.1M
22.1M
164.0
115.0
0.0
49.0
12.8M
120.3M
14.0
21.8M
0.0
6.4M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_qrduino'




Performance Counters for 'embench_qrduino'
IPC: 0.902
count
160M
140M
120M
100M
80M
60M
40M
20M
0.0
153.0M
138.1M
4.9M
10.0M
138.1M
19.4M
0.0
4.4M
4.4M
535.6k
228.5k
10.0
307.1k
10.0M
148.0M
96.3k
27.6M
1.0
5.0M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_sglib-combined'




Performance Counters for 'embench_sglib-combined'
IPC: 0.815
count
0.0
20M
40M
60M
80M
100M
120M
140M
142.4M
116.1M
13.5M
12.8M
116.1M
25.9M
0.0
10.4M
9.6M
3.2M
3.0M
820.8k
122.0k
12.8M
128.8M
165.3k
44.0M
82.7k
6.4M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_slre'




Performance Counters for 'embench_slre'
IPC: 0.848
count
0.0
20M
40M
60M
80M
100M
120M
140M
143.3M
121.5M
8.3M
13.5M
121.5M
25.8M
0.0
3.6M
3.6M
4.7M
3.3M
0.0
1.4M
13.5M
134.9M
561.1k
36.4M
0.0
6.8M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_st'




Performance Counters for 'embench_st'
IPC: 0.810
count
1.0G
800M
600M
400M
200M
0.0
1.0G
815.9M
42.0M
149.3M
815.9M
235.3M
0.0
604.5k
604.5k
41.4M
20.9M
10.0
20.4M
149.3M
960.1M
4.9M
32.2M
1.0
74.7M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_statemate'




Performance Counters for 'embench_statemate'
IPC: 0.930
count
0.0
10M
20M
30M
40M
50M
60M
70M
71.3M
66.3M
3.2M
1.8M
66.3M
5.3M
0.0
1.7M
1.7M
1.6M
1.6M
0.0
183.0
1.8M
68.0M
196.4k
42.0M
0.0
883.8k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_tarfind'




Performance Counters for 'embench_tarfind'
IPC: 0.829
count
0.0
10M
20M
30M
40M
50M
60M
70M
72.2M
59.9M
11.1M
1.2M
59.9M
5.4M
0.0
6.8M
2.1M
4.3M
4.3M
4.7M
60.0
1.2M
61.2M
18.0
12.9M
564.0k
616.9k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_ud'




Performance Counters for 'embench_ud'
IPC: 0.841
count
250M
200M
150M
100M
50M
0.0
237.6M
199.8M
14.4M
23.4M
199.8M
35.0M
0.0
6.7M
6.7M
7.7M
6.8M
0.0
886.9k
23.4M
222.4M
665.1k
38.9M
0.0
11.7M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_wikisort'




Performance Counters for 'embench_wikisort'
IPC: 0.759
count
200M
150M
100M
50M
0.0
203.0M
154.2M
24.0M
24.8M
154.2M
40.5M
0.0
830.0k
404.4k
23.2M
10.0M
425.6k
13.2M
24.8M
177.6M
2.5M
17.4M
45.6k
12.4M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*