TDA for 'coremark'




Performance Counters for 'coremark'
IPC: 0.890
count
600M
500M
400M
300M
200M
100M
0.0
580.4M
516.6M
45.5M
18.3M
516.6M
92.5M
0.0
38.3M
38.3M
7.2M
7.0M
54.0
229.1k
18.3M
534.9M
68.8k
109.8M
9.0
9.1M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'dhrystone'




Performance Counters for 'dhrystone'
IPC: 0.904
count
0.0
50M
100M
150M
200M
250M
300M
350M
356.0M
322.0M
32.0M
2.0M
322.0M
29.0M
0.0
4.0M
4.0M
28.0M
28.0M
30.0
222.0
2.0M
324.0M
54.0
130.0M
3.0
1.0M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'stream_int'




Performance Counters for 'stream_int'
IPC: 0.829
count
0.0
10M
20M
30M
40M
50M
55.4M
45.9M
9.5M
6.9k
45.9M
6.6M
0.0
9.5M
1.6M
58.0
8.0
7.8M
50.0
5.6k
45.9M
13.0
16.4M
1.0M
2.8k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_aha-mont64'




Performance Counters for 'embench_aha-mont64'
IPC: 0.959
count
0.0
50M
100M
150M
200M
234.4M
224.7M
211.6k
9.5M
224.7M
22.9M
0.0
84.6k
84.6k
127.0k
126.9k
0.0
91.0
9.5M
234.2M
21.0
486.5k
0.0
4.7M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_crc32'




Performance Counters for 'embench_crc32'
IPC: 0.923
count
0.0
50M
100M
150M
200M
226.4M
209.0M
17.4M
17.1k
209.0M
8.7M
0.0
12.0
12.0
17.4M
17.4M
0.0
18.0
17.0k
209.0M
9.0
26.1M
0.0
8.5k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_cubic'




Performance Counters for 'embench_cubic'
IPC: 0.762
count
0.0
100M
200M
300M
400M
500M
530.4M
404.2M
101.1M
25.1M
404.2M
41.5M
0.0
16.1M
16.0M
85.0M
5.5M
70.0k
79.5M
25.1M
425.9M
17.1M
78.1M
8.5k
12.6M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_edn'




Performance Counters for 'embench_edn'
IPC: 0.932
count
0.0
20M
40M
60M
80M
100M
120M
140M
160M
180M
187.8M
174.9M
11.8M
1.0M
174.9M
17.8M
0.0
11.8M
11.8M
34.9k
34.8k
0.0
64.0
1.0M
175.9M
14.0
49.9M
1.0
504.6k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_huffbench'




Performance Counters for 'embench_huffbench'
IPC: 0.914
count
0.0
20M
40M
60M
80M
100M
120M
130.1M
118.9M
3.4M
7.8M
118.9M
25.0M
0.0
3.3M
2.4M
117.9k
117.7k
897.6k
157.0
7.8M
126.7M
40.0
29.2M
94.6k
3.9M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_matmult-int'




Performance Counters for 'embench_matmult-int'
IPC: 0.874
count
0.0
20M
40M
60M
80M
100M
120M
140M
160M
180M
181.8M
158.8M
21.0M
2.0M
158.8M
19.6M
0.0
21.0M
18.4M
13.8k
13.8k
2.6M
7.0
2.0M
160.7M
6.0
59.8M
319.7k
979.8k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_md5sum'




Performance Counters for 'embench_md5sum'
IPC: 0.990
count
0.0
20M
40M
60M
80M
100M
103.4M
102.4M
397.9k
607.0k
102.4M
11.5M
0.0
249.9k
12.0
148.0k
56.1k
249.9k
91.8k
606.9k
103.0M
15.3k
13.2M
28.1k
303.5k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_minver'




Performance Counters for 'embench_minver'
IPC: 0.765
count
0.0
50M
100M
150M
200M
250M
300M
320.6M
245.4M
55.8M
19.4M
245.4M
34.4M
0.0
20.3M
20.3M
35.5M
6.9M
6.0
28.6M
19.4M
264.5M
5.7M
39.9M
1.0
10.0M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_nbody'




Performance Counters for 'embench_nbody'
IPC: 0.770
count
0.0
50M
100M
150M
200M
231.3M
178.1M
40.2M
13.0M
178.1M
22.5M
0.0
8.1M
8.1M
32.2M
2.5M
0.0
29.7M
13.0M
189.6M
6.8M
21.0M
0.0
6.5M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_nettle-aes'




Performance Counters for 'embench_nettle-aes'
IPC: 0.872
count
0.0
50M
100M
150M
200M
234.6M
204.5M
29.3M
748.9k
204.5M
3.8M
0.0
29.3M
811.2k
39.2k
39.0k
28.5M
181.0
748.8k
205.3M
44.0
43.2M
4.6M
374.4k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_nettle-sha256'




Performance Counters for 'embench_nettle-sha256'
IPC: 0.871
count
0.0
50M
100M
150M
200M
225.3M
196.2M
28.5M
617.6k
196.2M
2.7M
0.0
570.0k
570.0k
28.0M
760.0k
0.0
27.2M
617.5k
196.7M
4.6M
21.1M
0.0
308.8k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_nsichneu'




Performance Counters for 'embench_nsichneu'
IPC: 0.486
count
0.0
50M
100M
150M
200M
230.2M
111.8M
114.8M
3.6M
111.8M
38.5M
0.0
37.6M
37.6M
77.2M
18.0
0.0
77.2M
3.6M
114.8M
14.0M
61.5M
0.0
1.8M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_picojpeg'




Performance Counters for 'embench_picojpeg'
IPC: 0.942
count
200M
150M
100M
50M
0.0
198.8M
187.2M
7.7M
3.8M
187.2M
17.2M
0.0
1.4M
1.4M
6.3M
2.2M
98.0
4.1M
3.8M
190.9M
861.9k
49.7M
11.0
1.9M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_primecount'




Performance Counters for 'embench_primecount'
IPC: 0.739
count
0.0
20M
40M
60M
80M
100M
120M
140M
145.3M
107.4M
22.1M
15.8M
107.4M
42.4M
0.0
22.1M
22.1M
134.0
115.0
0.0
19.0
15.8M
123.2M
9.0
21.8M
0.0
7.9M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_qrduino'




Performance Counters for 'embench_qrduino'
IPC: 0.909
count
0.0
20M
40M
60M
80M
100M
120M
140M
151.9M
138.1M
4.9M
8.9M
138.1M
19.4M
0.0
4.4M
4.4M
539.1k
227.5k
10.0
311.6k
8.9M
147.0M
77.3k
27.6M
2.0
4.4M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_sglib-combined'




Performance Counters for 'embench_sglib-combined'
IPC: 0.829
count
140M
120M
100M
80M
60M
40M
20M
0.0
140.0M
116.1M
13.5M
10.4M
116.1M
25.9M
0.0
10.4M
9.6M
3.2M
3.0M
826.6k
122.0k
10.4M
126.5M
37.7k
44.0M
82.7k
5.2M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_slre'




Performance Counters for 'embench_slre'
IPC: 0.876
count
140M
120M
100M
80M
60M
40M
20M
0.0
138.7M
121.5M
7.8M
9.3M
121.5M
25.8M
0.0
3.6M
3.6M
4.2M
3.3M
0.0
935.2k
9.3M
130.8M
418.1k
36.4M
0.0
4.7M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_st'




Performance Counters for 'embench_st'
IPC: 0.806
count
250M
200M
150M
100M
50M
0.0
253.8M
204.7M
43.8M
5.3M
204.7M
20.6M
0.0
19.7M
19.7M
24.1M
4.1M
6.0
20.0M
5.3M
209.0M
4.4M
30.2M
1.0
2.7M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_statemate'




Performance Counters for 'embench_statemate'
IPC: 0.915
count
0.0
10M
20M
30M
40M
50M
60M
70M
72.5M
66.3M
4.4M
1.8M
66.3M
5.3M
0.0
1.7M
1.7M
2.7M
1.6M
0.0
1.2M
1.8M
68.0M
294.6k
42.0M
0.0
883.8k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_tarfind'




Performance Counters for 'embench_tarfind'
IPC: 0.832
count
0.0
10M
20M
30M
40M
50M
60M
70M
72.1M
59.9M
11.1M
1.0M
59.9M
5.4M
0.0
6.8M
2.1M
4.3M
4.3M
4.7M
55.0
1.0M
61.0M
17.0
12.9M
564.0k
519.6k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_ud'




Performance Counters for 'embench_ud'
IPC: 0.863
count
200M
150M
100M
50M
0.0
196.8M
169.8M
14.9M
12.1M
169.8M
23.6M
0.0
11.2M
11.2M
3.7M
3.7M
0.0
101.0
12.1M
181.0M
960.7k
35.9M
0.0
6.1M
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*

TDA for 'embench_wikisort'




Performance Counters for 'embench_wikisort'
IPC: 0.711
count
90M
80M
70M
60M
50M
40M
30M
20M
10M
0.0
89.5M
63.6M
24.4M
1.5M
63.6M
6.6M
0.0
8.5M
8.1M
15.9M
5.8M
458.5k
10.1M
1.5M
64.9M
1.8M
16.5M
48.9k
726.6k
cycles
ret
stalls
lost
ret_int
ret_ctrl_flow_br
ret_simd
stall_be
stall_be_core
stall_fe
stall_fe_core
stall_l1d
stall_l1i
bad_spec
l1i_ref
l1i_miss
l1d_ref
l1d_miss
bp_miss
class
cycles
ret
stall
lost
ret_*
stall_*
bad_spec
l1i_*
l1d_*
bp_*