
```
^{\star} to tell the linker the program begin from __start label in cstartup.s, thus do not ^{\star}
 * treat it as a unused symbol
 ENTRY( start)
SECTIONS
    = 0x0;
       .vectors :
        *(.vectors)
       *(.vectors.*)/* MUST as follows, when compile with - \underline{\text{ffunction}}-sections - \underline{\text{fdata}}-sections,
                       session name may changed */
       .ram code :
       *(.ram code)
       *(.ram_code.*)
     PROVIDE(_ramcode_size_ = . );
PROVIDE(_ramcode_size_div_16_ = (. + 15 ) / 16);
PROVIDE(_ramcode_size_div_256_ = (. + 255) / 256);
     PROVIDE(_ramcode_size_div_16_align_256_ = ( (. + 255) / 256) * 16);
       .text :
       *(.text)
        *(.text.*)
        .<u>rodata</u> :
        *(.rodata)
        *(.\underline{\text{rodata}}.*)
    . = (((. + 3) / 4)*4);
       PROVIDE (_dstored_ = .);
PROVIDE (_code_size_ = .);
0x808a00 + ram_code_size */
       .data :
         AT ( <code>_dstored_</code> ) /\star .data reprents VMA, <code>_dstored_</code> represents LMA \star/
    \cdot = (((. + 3) / 4) * 4);
        PROVIDE(_start_data_ = . );
        *(.data);
        *(.data.*);
    . = (((. + 3) / 4)*4);
        PROVIDE(_end_data_ = . );
        .<u>bss</u> :
       = (((. + 3) / 4)*4); 
     PROVIDE(_start_bss_ = .);
       * (.sbss)
       *(.<u>sbss</u>.*)
       *(.\overline{\underline{\mathrm{bss}}})
       *(.<u>bss</u>.*)
   PROVIDE(_end_bss_ = .);

PROVIDE(_bin_size_ = _code_size_ + _end_data_ - _start_data_);

PROVIDE(_ictag_start_ = 0x808000 + (_ramcode_size_div_256_) * 0x100);

PROVIDE(_ictag_end_ = 0x808000 + (_ramcode_size_div_256_ + 1) * 0x100);
}
```




000000b8 1

.vectors 00000000 FLL D

```
00000026 1
                 .vectors
                           00000000 FLL_STK
00000030 1
                .vectors 00000000 FLL_STK_END
                .vectors 00000000 DATA_I
000000ac 1
                           00000000 COPY_DATA
00000000 COPY_DATA_END
0000006e 1
                 .vectors
                .vectors
0000007c 1
                 .vectors 00000000 END
00000080 1
               O .<u>bss</u> 00000180 irq_stk
.vectors 00000000 ASMEND
0080a190 1
000000f8 1
0080a538 1
               O .bss 00000004 keyScanTick.5315
00000374 1
               F .ram code 00000040 flash send addr
000003b4 1
               F .ram_code 0000002c flash_send_cmd
0080a8d0 1
               O .bss 00000004 connection_offset.5091
0080a310 l
               O .bss 00000004 pd.2723
                       00000002 buffer mic rptr.2758
0080a314 l
               0 .bss
```

LMA:Load Memory Address



```
/*********************************
.code 16
.include "version.in"
                     @ Mode, corresponds to bits 0-5 in CPSR
                      0x1F@ Bit mask for mode bits in CPSR
0x12@ Interrupt Request mode
    .equ MODE BITS,
    .equ IRQ MODE,
    .equ SVC_MODE,
                         0x13@ Supervisor mode
    .equ IRQ_STK_SIZE,
                        0x180
    .equ __LOAD_RAM, __LOAD_RAM_SIZE__
TC32 EXCEPTION VECTORS
                                 ******
    .section .vectors, "ax"
    .global __reset
.global __irq
.global __start
.global __LOAD_RAM
__start:
                          @ MUST, referenced by boot.link
    . \verb|extern| irq_handler|
    .extern _ramcode_size_div_16_
.extern _ramcode_size_div_256_
.extern _ramcode_size_div_16_align_256_
.extern _ictag_start_
.extern _ictag_end_
    .org 0x0
    tj __reset .word (BU
            (BUILD_VERSION) @ version
    .org 0x8
             (0x544c4e4b) @ `T', `L', `N', `K', `TLNK"
(0x00880000 + _ramcode_size_div_16_align_256_)
    .word
                             @ 'T', 'L', 'N', 'K', "TLNK" represents Telink
    .word
    .org 0x10
    .org 0x18
.word (_bin_size_)
                             @ Bin file size
                              LOW-LEVEL INITIALIZATION
    .extern main
    .org 0x20
 reset:
   tloadr
            r0, DAT0 + 36
@
            r1, #1024
                             @ set sws to GPIO
    tmov
   tstorer r1, [r0, #0]
(a
  tloadr r0, DAT0 + 40
tloadr r1, DAT0 + 44
tstorer r1, [r0, #0]
                              0**** enable watchdog at the very first time
(a
(a
(a
    tloadr r0, FLL_D
    tloadr r1, FLL_D+4
tloadr r2, FLL_D+8
FLL_STK: @ Init .data to zero in VMA, rather than LMA, prepare to copy LMA to VMA
    tcmpr1, r2
    tjge FLL STK END
    tstorer r0, [r1, #0] tadd r1, #4
cj FLL_STK
FLL_STK_END:
    tloadr r0, DAT0
                             @ IRQ Mode
```

```
tmcsr
              r0
                                @ Change mode to IRQ
                                @ IRQ Stack, refer to irq stk in .bss with lcomm attribution @ r13 works as SP (Stack Pointer), set Stack for IRQ Mode
    tloadr r0, DAT0 + 8
    tmovr13, r0
            r0, DAT0 + 4
                                @ Normal Mode,
    tloadr
                                @ Change mode to Normal
    tmcsr
             r0
            r0, DAT0 + 12
    tloadr
                                @ Normal Stack
                                @ r13 works as SP (Stack Pointer), set Stack for NOrmal Mode
    tmovr13, r0
    tmovr0, #0
                                @ Prepare for init .bss section
    tloadr r1, DAT0 + 16 tloadr r2, DAT0 + 20
ZERO:
                                @ Init .bss to zero
    tcmpr1, r2
    tjge ZERO_END
    tstorer r0, [r1, #0]
    tadd r1, #4
    tj
             ZERO
ZERO END:
    tloadr r1, DAT0 + 28
                                @ Prepare to init IC Tags for IC Cache
    tloadr r2, DAT0 + 32
ZERO_TAG:
                                @ Init IC tags to zero
    tcmpr1, r2
    tjge ZERO_TAG_END
tstorer r0, [r1, #0]
    tadd r1, #4
             ZERO TAG
    tί
ZERO_TAG_END:
SETIC:
    tloadr
            r1, DAT0 + 24
                                @ 0x60C is used for IC tags start address register
             r0, DAT0 + 36
                                @ IC tags start address follows RAM CODE END
    tloadr
    tstorerb r0, [r1, #0]
tadd r0, #1
                                @ Set IC tags start address
                                @ 0x60D is used for IC Cache start address register
                                @ IC tags with align of 256B, so +1 means +256
    tstorerb r0, [r1, #1]
                                @ So, IC Cache start address is IC tags + 256
    tloadr
            r1, DATA_I
                                \ensuremath{\text{@}} Prepare to copy .data section from LMA to VMA
    tloadr r2, DATA_I+4
    tloadr
             r3, DATA_I+8
COPY DATA:
                                @ Copy .data section from LMA to VMA
    temp
              r2, r3
              COPY DATA END
    tiae
             r0, [r1, #0]
r0, [r2, #0]
    tloadr
    tstorer
    tadd
              r1, #4
    tadd
              r2, #4
              COPY_DATA
    tj
COPY DATA END:
    tjl main
                                @ Call main
                                @ If main returns, we just while loop here.
END: tj END
    .balign 4
DAT0:
    .word
              0x12
                               @IRQ
                                      0.0
                               @SVC
    .word
              0x13
    .word
              (irq stk + IRQ STK SIZE)
                                             @IRQ STACK
              (0x80c000 - 128)
                                         @12 stack end :spi buffer 64*2
    .word
              (_start_bss_)
    .word
                                         @16
              ( end_bss_)
    .word
                                         020
              (0x80060c)
     .word
                                         @24
              _ictag_start_
    .word
                                         028
                                                  @ IC tag start
             _ictag_end_
    .word
                                         @32
                                                  @ IC tag end
             .word
@
                                                              @28
                                                                          @ IC tag start
    .word
(a
                                                              @32
                                                                          @ IC tag end
    .word
              (0x80000e)
(a
                                             036
    .word
                                        @36
    .word
              (0x80058c)
                                                  gpio
(a
```

```
0 .word
0 .word
             (0x800620)
                                         @40
                                                      watchdog
                                        044
                                                   watchdog
             (0x802c01)
DATA I:
             _dstored_
_start_data_
_end_data_
    .word
     .word
     .word
FLL_D:
            0x00000000 @0xffffffff
(_start_data_)
(0x80c000)
    .word
     .word
    .word
    .align 4
__irq:
    tpush
              {r14}
              {r0-r7}
     tpush
              r0
     tmrss
     tmov
               r1, r8
              r2, r9
r3, r10
r4, r11
r5, r12
{r0-r5}
     tmov
     tmov
     tmov
     tmov
     tpush
     tjl
              irq_handler
                                            @Handler for IRQ entrance
     tpop
              {r0-r5}
              r8, r1
r9, r2
r10, r3
     tmov
     tmov
     tmov
               r11,r4
     tmov
               r12,r5
     tmov
     tmssr
              {r0-r7}
     tpop
     treti
              {r15}
ASMEND:
     .section .bss
     .align 4
     .lcomm irq_stk, IRQ_STK_SIZE @IRQ Stack, Local common location
     .end
```

#endif