{"payload":{"header_redesign_enabled":false,"results":[{"id":"270185180","archived":false,"color":"#adb2cb","followers":6,"has_funding_file":false,"hl_name":"Alenkruth/Coursera-HDL-for-FPGAs","hl_trunc_description":"Solutions to the Assignments","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":270185180,"name":"Coursera-HDL-for-FPGAs","owner_id":23638475,"owner_login":"Alenkruth","updated_at":"2020-06-07T06:44:38.040Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","coursera","verilog-hdl"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":67,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AAlenkruth%252FCoursera-HDL-for-FPGAs%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/Alenkruth/Coursera-HDL-for-FPGAs/star":{"post":"A4v7b8u7_982qM4OlZDC_uIF6VVd-PX6Mbf6mr-WL_eCHV1kDdSS0EA5aLJDBIIqARfaCscdm8jJDCfKF6zUDg"},"/Alenkruth/Coursera-HDL-for-FPGAs/unstar":{"post":"b9mdfu8-cwwcmDJfk-00oB31uAKLBlEN5ufhLqVxiSvoNwAb3-QEZwh7GOv8m22j66NKu6Xl86MN5FaqHXLgxA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"AeNCpotCcdnKyPbJZC4sOIrG6nH5VPARP5zC4Yl8cD88o6PW0x9aSc-fvYdEScv34U1hHWCRAhxBm7H7ccriQw"}}},"title":"Repository search results"}